поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD6649EBZ датащи(PDF) 9 Page - Analog Devices

номер детали AD6649EBZ
подробное описание детали  IF Diversity Receiver IF sampling frequencies to 400 MHz
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD6649EBZ датащи(HTML) 9 Page - Analog Devices

Back Button AD6649EBZ Datasheet HTML 5Page - Analog Devices AD6649EBZ Datasheet HTML 6Page - Analog Devices AD6649EBZ Datasheet HTML 7Page - Analog Devices AD6649EBZ Datasheet HTML 8Page - Analog Devices AD6649EBZ Datasheet HTML 9Page - Analog Devices AD6649EBZ Datasheet HTML 10Page - Analog Devices AD6649EBZ Datasheet HTML 11Page - Analog Devices AD6649EBZ Datasheet HTML 12Page - Analog Devices AD6649EBZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
AD6649
Rev. 0 | Page 9 of 40
TIMING SPECIFICATIONS
Table 5.
Parameter
Conditions
Min
Typ
Max
Unit
SYNC TIMING REQUIREMENTS
tSSYNC
SYNC to the rising edge of CLK setup time
0.3
ns
tHSYNC
SYNC to the rising edge of CLK hold time
0.4
ns
SPI TIMING REQUIREMENTS
tDS
Setup time between the data and the rising edge of SCLK
2
ns
tDH
Hold time between the data and the rising edge of SCLK
2
ns
tCLK
Period of the SCLK
40
ns
tS
Setup time between CSB and SCLK
2
ns
tH
Hold time between CSB and SCLK
2
ns
tHIGH
Minimum period that SCLK should be in a logic high state
10
ns
tLOW
Minimum period that SCLK should be in a logic low state
10
ns
tEN_SDIO
Time required for the SDIO pin to switch from an input to an output
relative to the SCLK falling edge
10
ns
tDIS_SDIO
Time required for the SDIO pin to switch from an output to an input
relative to the SCLK rising edge
10
ns
Timing Diagrams
CLK+
CLK–
DCO+
DCO–
CHA3
CHB3
CHA4
CHB4
CHA5
D0+ TO D13+
D0– TO D13–
tCH
tCLK
tDCO
tPD
tSKEW
CHA1
CHB1
CHA0
CHB0
CHA2
CHB2
CHB5
CHA6
CHB6
Figure 2. Interleaved LVDS Mode Data Output Timing
tSSYNC
tHSYNC
SYNC
CLK+
Figure 3. SYNC Timing Inputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com