поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

R5F2L357CDFP датащи(PDF) 25 Page - Renesas Technology Corp

номер детали R5F2L357CDFP
подробное описание детали  These groups have data flash (1 KB 횞 4 blocks) with the background operation (BGO)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F2L357CDFP датащи(HTML) 25 Page - Renesas Technology Corp

Back Button R5F2L357CDFP Datasheet HTML 21Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 22Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 23Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 24Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 25Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 26Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 27Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 28Page - Renesas Technology Corp R5F2L357CDFP Datasheet HTML 29Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 75 page
background image
R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group
2. Central Processing Unit (CPU)
R01DS0095EJ0101 Rev.1.01
Page 25 of 72
Apr 15, 2011
2.
Central Processing Unit (CPU)
Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a
register bank. There are two sets of register banks.
Figure 2.1
CPU Registers
R2
b31
b15
b8b7
b0
Data registers (1)
Address registers (1)
R3
R0H (high-order of R0)
R2
R3
A0
A1
INTBH
b15
b19
b0
INTBL
FB
Frame base register (1)
The 4 high-order bits of INTB are INTBH and
the 16 low-order bits of INTB are INTBL.
Interrupt table register
b19
b0
USP
Program counter
ISP
SB
User stack pointer
Interrupt stack pointer
Static base register
PC
FLG
Flag register
Carry flag
Debug flag
Zero flag
Sign flag
Register bank select flag
Overflow flag
Interrupt enable flag
Stack pointer select flag
Reserved bit
Processor interrupt priority level
Reserved bit
C
IPL
D
Z
S
B
O
I
U
b15
b0
b15
b0
b15
b0
b8
b7
Note:
1. These registers configure a register bank.
There are two sets of register banks.
R1H (high-order of R1)
R0L (low-order of R0)
R1L (low-order of R1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com