поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8309EC датащи(PDF) 69 Page - Freescale Semiconductor, Inc

номер детали MPC8309EC
подробное описание детали  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8309EC датащи(HTML) 69 Page - Freescale Semiconductor, Inc

Back Button MPC8309EC Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 73Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 82 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
Freescale Semiconductor
69
Clocking
23.4
System PLL Configuration
The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor
encodings for the system PLL.
NOTE
System PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO
divider). The VCO divider needs to be set properly so that the System PLL
VCO frequency is in the range of 450–750 MHz.
As described in Section 23, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset
configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal
coherent system bus clock (csb_clk). Table 59 shows the expected frequency values for the CSB frequency
for selected csb_clk to SYS_CLK_IN ratios.
QUICC Engine frequency (qe_clk)233
MHz
DDR2 memory bus frequency (MCLK)2
167
MHz
Local bus frequency (LCLKn)3
66
MHz
1 The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk,
MCLK, LCLK, and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
2 The DDR2 data rate is 2× the DDR2 memory bus frequency.
3 The local bus frequency is 1/2, 1/4, or 1/8 of the lb_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1× or 2× the
csb_clk frequency (depending on RCWL[LBCM]).
Table 58. System PLL Multiplication Factors
RCWL[SPMF]
System PLL Multiplication Factor
0000
Reserved
0001
Reserved
0010
× 2
0011
× 3
0100
× 4
0101
× 5
0110
× 6
0111–1111
Reserved
Table 57. Operating Frequencies for MAPBGA (continued)
Characteristic1
Max Operating Frequency
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com