CMLDM8002A

CMLDM8002AG*

CMLDM8002AJ

SURFACE MOUNT

DUAL P-CHANNEL

ENHANCEMENT-MODE

SILICON MOSFET

SOT-563 CASE - MECHANICAL OUTLINE

LEAD CODE:

1) Gate Q1

2) Source Q1

3) Drain Q2

4) Gate Q2

5) Source Q2

6) Drain Q1

MARKING CODES:

CMLDM8002A: C08

CMLDM8002AG*: CG8

LEAD CODE:

1) Gate Q1

2) Source Q1

3) Drain Q2

4) Gate Q2

5) Source Q2

6) Drain Q1

MARKING CODE: CJ8

CMLDM8002A (USA Pinout)

CMLDM8002AG*

CMLDM8002AJ (Japanese Pinout)

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: (TA=25°C unless otherwise noted)

SYMBOL

TEST CONDITIONS

MIN

MAX

UNITS

VDS(ON)

VGS=10V, ID=500mA

1.5

V

VDS(ON)

VGS=5.0V, ID=50mA

0.15

V

VSD

VGS=0, IS=115mA

1.3

V

rDS(ON)

VGS=10V, ID=500mA

2.5

Ω

rDS(ON)

VGS=10V, ID=500mA, TJ=125°C

4.0

Ω

rDS(ON)

VGS=5.0V, ID=50mA

3.0

Ω

rDS(ON)

VGS=5.0V, ID=50mA, TJ=125°C

5.0

Ω

gFS

VDS =10V, ID=200mA

200

mS

Crss

VDS=25V, VGS=0, f=1.0MHz

7.0

pF

Ciss

VDS=25V, VGS=0, f=1.0MHz

70

pF

Coss

VDS=25V, VGS=0, f=1.0MHz

15

pF

ton / toff

VDD=30V, VGS=10V, ID=200mA

RG=25Ω, RL=150Ω

20

ns

* Device is Halogen Free by design

www.centr a lsemi.com

R3 (18-January 2010)