поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LC651202F датащи(PDF) 21 Page - Sanyo Semicon Device

номер детали LC651202F
подробное описание детали  4-Bit Single-Chip Microcontrollers for Small-Scale Control Applications
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SANYO [Sanyo Semicon Device]
домашняя страница  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC651202F датащи(HTML) 21 Page - Sanyo Semicon Device

Back Button LC651202F Datasheet HTML 17Page - Sanyo Semicon Device LC651202F Datasheet HTML 18Page - Sanyo Semicon Device LC651202F Datasheet HTML 19Page - Sanyo Semicon Device LC651202F Datasheet HTML 20Page - Sanyo Semicon Device LC651202F Datasheet HTML 21Page - Sanyo Semicon Device LC651202F Datasheet HTML 22Page - Sanyo Semicon Device LC651202F Datasheet HTML 23Page - Sanyo Semicon Device LC651202F Datasheet HTML 24Page - Sanyo Semicon Device LC651202F Datasheet HTML 25Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 35 page
background image
No. 5190-21/35
LC651204N/F/L, LC651202N/F/L
Parameter
Symbol
Conditions
Applicable pins/notes
Ratings
min
typ
max
Unit
Oscillator characteristics
Ceramic oscillator
Oscillator frequency
fCFOSC
Figure 2, fo = 4 MHz *5
OSC1, OSC2
3840
4000
4160
kHz
Oscillator stabilization
tCFS
Figure 3, fo = 4 MHz
5
ms
time
Pull-up resistors
Output n-channel transistor off
I/O ports
RPP
Vin = VSS, VDD = 5 V
Ports with pull-up
8
14
30
k
resistor specifications
RES
Ru
Vin = VSS, VDD = 5 V
RES
100
250
400
k
External reset
characteristics
Reset time
tRST
See
Figure 4.
f = 1 MHz
Pin capacitance
Cp
With all pins other than the pin being measured at
10
pF
VIN = VSS
Serial clock
Input clock cycle time
tCKCY (1)
Figure 5
SCK
2.0
µs
Output clock cycle time
tCKCY (2)
Figure 5
SCK
64
× T
CYC
µs
*6
Input clock low-level
tCKL (1)
Figure 5
SCK
0.6
µs
pulse width
Output clock low-level
tCKL (2)
Figure 5
SCK
32
× T
CYC
µs
pulse width
Input clock high-level
tCKH (1)
Figure 5
SCK
0.6
µs
pulse width
Output clock high-level
tCKH (2)
Figure 5
SCK
32
× T
CYC
µs
pulse width
Serial input
Data setup time
tICK
Stipulated with respect to the rising edge of SCK.
SI
0.2
µs
Data hold time
tCKI
Figure 5
SI
0.2
µs
Serial output
Stipulated with respect to the falling edge of SCK.
Output delay time
tCKO
For n-channel open-drain outputs only. External
SO
0.4
µs
resistance: 1 k
Ω, external capacitance: 50 pF. Figure 5
Pulse output
Period
tPCY
Figure 6
PE0
64
× T
CYC
µs
Tcyc = 4
× the system clock period
PE0
32
× T
CYC
µs
High-level pulse width
tPH
For n-channel open-drain outputs only:
±10%
External resistance: 1 k
Ω, external capacitance: 50 pF
Low-level pulse width
tPL
PE0
32
× T
CYC
µs
±10%
Continued from preceding page.
Continued on next page.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com