поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FX929AD2 датащи(PDF) 22 Page - CML Microcircuits

номер детали FX929AD2
подробное описание детали  4-Level FSK Modem Data Pump
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CMLMICRO [CML Microcircuits]
домашняя страница  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

FX929AD2 датащи(HTML) 22 Page - CML Microcircuits

Back Button FX929AD2 Datasheet HTML 18Page - CML Microcircuits FX929AD2 Datasheet HTML 19Page - CML Microcircuits FX929AD2 Datasheet HTML 20Page - CML Microcircuits FX929AD2 Datasheet HTML 21Page - CML Microcircuits FX929AD2 Datasheet HTML 22Page - CML Microcircuits FX929AD2 Datasheet HTML 23Page - CML Microcircuits FX929AD2 Datasheet HTML 24Page - CML Microcircuits FX929AD2 Datasheet HTML 25Page - CML Microcircuits FX929AD2 Datasheet HTML 26Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 44 page
background image
4-Level FSK Modem Data Pump
FX929A
© 1996 Consumer Microcircuits Limited
22
D/929A/4
1.5.5.3
Control Register
This 8-bit write-only register controls the modem's symbol rate, the response times of the receive clock
extraction and signal level measurement circuits and the Frame Sync pattern recognition tolerance.
Control Register B7, B6: CKDIV - Clock Division Ratio
These bits control a frequency divider driven from the clock signal present at the XTALN pin, and hence
determine the nominal symbol rate. The table below shows how symbol rates of 2400/4800/9600 symbols/sec
may be obtained from common Xtal frequencies:
Xtal Frequency (MHz)
2.4576
4.9152
9.8304
B7
B6
Division Ratio:
Xtal Frequency/Symbol Rate
Symbol Rate (symbols/sec)
0
0
512
4800
9600
0
1
1024
2400
4800
9600
1
0
2048
2400
4800
1
1
4096
2400
Note: Device operation is not guaranteed below 2400 or above 9600 symbols/sec.
Control Register B5, B4: FSTOL - Frame Sync Tolerance
These two bits have no effect in transmit mode. In receive mode, they define the maximum number of
mismatches which will be allowed during a search for the Frame Sync pattern:
B5
B4
Mismatches allowed
0
0
0
0
1
2
1
0
4
1
1
6
Note: A single 'mismatch' is defined as the difference between two adjacent symbol levels, thus if the symbol
'+1' were expected, then received symbol values of '+3' and '-1' would count as 1 mismatch, a received symbol
value of '-3' would count as 2 mismatches. A setting of '4 mismatches' is recommended for normal use.
Control Register B3, B2: LEVRES - Level Measurement Modes
These two bits have no effect in transmit mode. In receive mode they set the 'normal' operating mode of the
received signal amplitude and dc offset measuring circuits (the automatic sequencing of an AQLEV command
may temporarily override the 'normal' setting).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com