поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TLE4470GS датащи(PDF) 3 Page - Infineon Technologies AG

номер детали TLE4470GS
подробное описание детали  Dual Low-Drop Voltage Regulator Very low dropout
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE4470GS датащи(HTML) 3 Page - Infineon Technologies AG

  TLE4470GS Datasheet HTML 1Page - Infineon Technologies AG TLE4470GS Datasheet HTML 2Page - Infineon Technologies AG TLE4470GS Datasheet HTML 3Page - Infineon Technologies AG TLE4470GS Datasheet HTML 4Page - Infineon Technologies AG TLE4470GS Datasheet HTML 5Page - Infineon Technologies AG TLE4470GS Datasheet HTML 6Page - Infineon Technologies AG TLE4470GS Datasheet HTML 7Page - Infineon Technologies AG TLE4470GS Datasheet HTML 8Page - Infineon Technologies AG TLE4470GS Datasheet HTML 9Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
TLE 4470
Data Sheet
3
Rev. 1.2, 2008-03-20
Pin Definitions and Functions
Table 1
PG-DSO-20
Pin No.
Symbol
Function
1RADJ
Reset switching threshold adjust; for setting the reset
switching threshold connect to a voltage divider from Q1 to
GND. If this input is connected to GND, the reset is
triggered at the internal threshold.
2D
Reset delay; connect a capacitor
C
D to GND for delay time
adjustment
3DIS
Disable input main regulator; Q2 disabled with high
signal
4, 5, 6, 7
GND
Ground
8RQ
Reset output; the open collector output is connected to Q1
via an integrated 30 k
Ω resistor
9SQ
Sense output; the open collector output is connected to Q1
via an integrated 30 k
Ω resistor
10
Q1
Stand-by regulator output voltage; block to GND with a
capacitor
C
Q1 ≥ 6 µF, ESR < 10 Ω at 10 kHz
11
ADJ2
Main regulator adjust input; Q2 can be set to higher
values than 5 V by an external voltage divider from Q2 to
GND
12, 13
Q2
Main regulator output voltage; block to GND with a
capacitor
C
Q2 ≥ 10 µF, ESR < 10 Ω at 10 kHz
14, 15, 16, 17
GND
Ground
18
I2
Main regulator input voltage; block to GND directly at the
IC with a ceramic capacitor
19
I1
Stand-by regulator input voltage; block to GND directly at
the IC with a ceramic capacitor
20
SI
Sense comparator input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com