SC417 datasheet(24/30 Pages) SEMTECH

24 / 30 page

SC417/SC427

Applications Information (continued)

inductor. If the load di/dt is not much faster than the

-di/dt in the inductor, then the inductor current will tend

to track the falling load current. This will reduce the excess

inductive energy that must be absorbed by the output

capacitor, therefore a smaller capacitance can be used.

The following can be used to calculate the needed capaci-

tance for a given dI

LOAD

/dt.

Peak inductor current is shown by the next equation.

LPK = IMAX + 1/2 x IRIPPLEMAX

LPK = 10 + 1/2 x 4.4 = 12.2A

Current

Load

change

Rate

LOAD

MAX = maximum load release = 10A

OUT

LOAD

MAX

OUT

LPK

OUT

Example

LOAD

This would cause the output current to move from 10A to

0A in 4μs, giving the minimum output capacitance

requirement shown in the following equation.

OUT

OUT = 379 μF

Note that C

OUT

is much smaller in this example, 379μF

compared to 595μF based on a worst-case load release. To

meet the two design criteria of minimum 379μF and

maximum 9mΩ ESR, select two capacitors rated at 220μF

and 15mΩ ESR.

It is recommended that an additional small capacitor be

placed in parallel with C

OUT

in order to filter high frequency

switching noise.

Stability Considerations

Unstable operation is possible with adaptive on-time con-

trollers, and usually takes the form of double-pulsing or

ESR loop instability.

Double-pulsing occurs due to switching noise seen at the

FB input or because the FB ripple voltage is too low. This

causes the FB comparator to trigger prematurely after the

250ns minimum off-time has expired. In extreme cases

the noise can cause three or more successive on-times.

Double-pulsing will result in higher ripple voltage at the

output, but in most applications it will not affect opera-

tion. This form of instability can usually be avoided by

providing the FB pin with a smooth, clean ripple signal

that is at least 10mVp-p, which may dictate the need to

increase the ESR of the output capacitors. It is also impera-

tive to provide a proper PCB layout as discussed in the

Layout Guidelines section.

Another way to eliminate doubling-pulsing is to add a

small (~ 10pF) capacitor across the upper feedback resis-

tor, as shown in Figure 13. This capacitor should be left

unpopulated until it can be confirmed that double-pulsing

exists. Adding the C

TOP

capacitor will couple more ripple

into FB to help eliminate the problem. An optional con-

nection on the PCB should be available for this capacitor.

VOUT

To FB pin

CTOP

Figure 13 — Capacitor Coupling to FB Pin

ESR loop instability is caused by insufficient ESR. The

details of this stability issue are discussed in the ESR

Requirements section. The best method for checking sta-

bility is to apply a zero-to-full load transient and observe

the output voltage ripple envelope for overshoot and

ringing. Ringing for more than one cycle after the initial

step is an indication that the ESR should be increased.

SC417 датащи(PDF) 24 Page - Semtech Corporation

SC417 датащи(HTML) 24 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

датащи скачать

ссылки URL