поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC417 датащи(PDF) 27 Page - Semtech Corporation

номер детали SC417
подробное описание детали  10A Integrated FET Regulator with Programmable LDO
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SEMTECH [Semtech Corporation]
домашняя страница  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC417 датащи(HTML) 27 Page - Semtech Corporation

Back Button SC417_09 Datasheet HTML 22Page - Semtech Corporation SC417_09 Datasheet HTML 23Page - Semtech Corporation SC417_09 Datasheet HTML 24Page - Semtech Corporation SC417_09 Datasheet HTML 25Page - Semtech Corporation SC417_09 Datasheet HTML 26Page - Semtech Corporation SC417_09 Datasheet HTML 27Page - Semtech Corporation SC417_09 Datasheet HTML 28Page - Semtech Corporation SC417_09 Datasheet HTML 29Page - Semtech Corporation SC417_09 Datasheet HTML 30Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 27 / 30 page
background image
SC417/SC427
27
Applications Information (continued)
PCB Layout Guidelines
The optimum layout for the SC417/SC427 is shown in
Figure 15. This layout shows an integrated FET buck regu-
lator with a maximum current of 10A. The total PCB area is
approximately 20 x 25 mm.
Critical Layout Guidelines
The following critical layout guidelines must be followed
to ensure proper performance of the device.
IC Decoupling capacitors
PGND plane
AGND island
FB, VOUT, and other analog control signals
BST, ILIM, and LX
CIN and COUT placement and Current Loops
IC Decoupling Capacitors
A 0.1 μF capacitor must be located as close as
possible to the IC and directly connected to pins
3 (V5V) and 4 (AGND).
All other decoupling capacitors must be located
as close as possible to the IC.
PGND Plane
PGND requires its own copper plane with no
other signal traces routed on it.
Copper planes, multiple vias and wide traces are
needed to connect PGND to input capacitors,
output capacitors, and the PGND pins on the IC.
The PGND copper area between the input
capacitors, output capacitors and PGND pins
must be as tight and compact as possible to
reduce the area of the PCB that is exposed to
noise due to current flow on this node.
Connect PGND to AGND with a short trace or
0Ω resistor. This connection should be as close
to the IC as possible.
VOUT Plane
on Top layer
L
CLDO
CIN
CFF
RFB2
RFB1
RILIM
RLDO2
RLDO1
LX plane on inner
or bottom layer
All components
shown Top Side
AGND plane on
inner layer
VIN plane on inner
or bottom layer
RGND — AGND connects to
PGND close to SC417/SC427
Pin 1 marking
SC417/SC427
with vias for LX,
AGND, VIN
COUT
PGND on inner
or bottom layer
PGND
PGND on
Top Layer
V5V Decoupling Capacitor
Figure 15 — PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com