SC312XDP512F0MPVR datasheet(190/1348 Pages) FREESCALE

190 / 1348 page

Chapter 6 XGATE (S12XGATEV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

190

Freescale Semiconductor

XGFACTM

XGFACT Mask — This bit controls the write access to the XGFACT bit. The XGFACT bit can only be set or

cleared if a "1" is written to the XGFACTM bit in the same register access.

Read:

This bit will always read "0".

Write:

0 Disable write access to the XGFACT in the same bus cycle

1 Enable write access to the XGFACT in the same bus cycle

XGSWEIFM

XGSWEIF Mask — This bit controls the write access to the XGSWEIF bit. The XGSWEIF bit can only be cleared

if a "1" is written to the XGSWEIFM bit in the same register access.

Read:

This bit will always read "0".

Write:

0 Disable write access to the XGSWEIF in the same bus cycle

1 Enable write access to the XGSWEIF in the same bus cycle

XGIEM

XGIE Mask — This bit controls the write access to the XGIE bit. The XGIE bit can only be set or cleared if a "1"

is written to the XGIEM bit in the same register access.

Read:

This bit will always read "0".

Write:

0 Disable write access to the XGIE in the same bus cycle

1 Enable write access to the XGIE in the same bus cycle

XGE

XGATE Module Enable — This bit enables the XGATE module. If the XGATE module is disabled, pending

XGATE requests will be ignored. The thread that is executed by the RISC core while the XGE bit is cleared will

continue to run.

Read:

0 XGATE module is disabled

1 XGATE module is enabled

Write:

0 Disable XGATE module

1 Enable XGATE module

XGFRZ

Halt XGATE in Freeze Mode — The XGFRZ bit controls the XGATE operation in Freeze Mode (BDM active).

Read:

0 RISC core operates normally in Freeze (BDM active)

1 RISC core stops in Freeze Mode (BDM active)

Write:

0 Don’t stop RISC core in Freeze Mode (BDM active)

1 Stop RISC core in Freeze Mode (BDM active)

XGDBG

XGATE Debug Mode — This bit indicates that the XGATE is in Debug Mode (see Section 6.6, “Debug Mode”).

Debug Mode can be entered by Software Breakpoints (BRK instruction), Tagged or Forced Breakpoints (see

S12X_DBG Section), or by writing a "1" to this bit.

Read:

0 RISC core is not in Debug Mode

1 RISC core is in Debug Mode

Write:

0 Leave Debug Mode

1 Enter Debug Mode

Note: Freeze Mode and Software Error Interrupts have no effect on the XGDBG bit.

Table 6-1. XGMCTL Field Descriptions (Sheet 2 of 3)

Field

Description

SC312XDP512F0MPVR датащи(PDF) 190 Page - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 190 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL