SC312XDP512F0MPVR datasheet(663/1348 Pages) FREESCALE

663 / 1348 page

Chapter 18 Memory Mapping Control (S12XMMCV3)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

663

;automatically select direct mode.

18.3.2.5

MMC Control Register (MMCCTL1)

Read: Anytime. In emulation modes read operations will return the data from the external bus. In all other

modes the data are read from this register.Write: Refer to each bit description. In emulation modes write

operations will also be directed to the external bus.

CAUTION

XGATE write access to this register during an CPU access which makes use

of this register could lead to unexpected results.

EROMON and ROMON control the visibility of the Flash in the memory map for CPU or BDM (not for

XGATE). Both local and global memory maps are affected.

Address: 0x0013 PRR

76543210

00000

EROMON

ROMHM

ROMON

Reset

00000

EROMCTL

ROMCTL

= Unimplemented or Reserved

Figure 18-10. MMC Control Register (MMCCTL1)

Table 18-10. MMCCTL1 Field Descriptions

Field

Description

EROMON

Enables emulated Flash or ROM memory in the memory map

Write: Never

This bit is used in some modes to deﬁne the placement of the Emulated Flash or ROM (Refer to Table 18-11)

0 Disables the emulated Flash or ROM in the memory map.

1 Enables the emulated Flash or ROM in the memory map.

ROMHM

FLASH or ROM only in higher Half of Memory Map

Write: Once in normal and emulation modes and anytime in special modes

0 The ﬁxed page of Flash or ROM can be accessed in the lower half of the memory map. Accesses to

0x4000–0x7FFF will be mapped to 0x7F_4000-0x7F_7FFF in the global memory space.

1 Disables access to the Flash or ROM in the lower half of the memory map.These physical locations of the

Flash or ROM can still be accessed through the program page window. Accesses to 0x4000–0x7FFF will be

mapped to 0x14_4000-0x14_7FFF in the global memory space (external access).

ROMON

Enable FLASH or ROM in the memory map

Write: Once in normal and emulation modes and anytime in special modes.

This bit is used in some modes to deﬁne the placement of the ROM (Refer to Table 18-11)

0 Disables the Flash or ROM from the memory map.

1 Enables the Flash or ROM in the memory map.

SC312XDP512F0MPVR датащи(PDF) 663 Page - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 663 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL