поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SC312XDP512F0MPVR датащи(PDF) 654 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 654 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 650Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 651Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 652Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 653Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 654Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 655Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 656Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 657Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 658Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 654 / 1348 page
background image
Chapter 18 Memory Mapping Control (S12XMMCV3)
MC9S12XDP512 Data Sheet, Rev. 2.21
654
Freescale Semiconductor
18.1.4.2
Functional Modes
•
Single chip modes
In normal and special single chip mode the internal memory is used. External bus is not active.
•
Expanded modes
Address, data, and control signals are activated in normal expanded and special test modes when
accessing the external bus. Access to internal resources will not cause activity on the external bus.
•
Emulation modes
External bus is active to emulate, via an external tool, the normal expanded or the normal single
chip mode.
18.1.5
Block Diagram
Figure 18-11 shows a block diagram of the MMC.
Figure 18-1. MMC Block Diagram
18.2
External Signal Description
The user is advised to refer to the SoC Guide for port configuration and location of external bus signals.
Some pins may not be bonded out in all implementations.
Table 18-2 and Table 18-3 outline the pin names and functions. It also provides a brief description of their
operation.
1. Doted blocks and lines are optional. Please refer to the Device User Guide for their availlibilities.
Peripherals
FLASH
XGATE
CPU
BDM
Target Bus Controller
DBG
EEPROM
EBI
MMC
Address Decoder & Priority
RAM
FLEXRAY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com