UJA1076 datasheet(36/47 Pages) NXP

36 / 47 page

UJA1076_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 May 2010

36 of 47

NXP Semiconductors

UJA1076

High-speed CAN core system basis chip

td(TXDCL-RXDCL)

delay time from TXDC LOW

to RXDC LOW

50 % VTXDC to 50 % VRXDC

VV2 = 4.5 V to 5.5 V

R(CANH-CANL) = 60 Ω

C(CANH-CANL) = 100 pF

CRXDC =15 pF; fTXDC = 250 kHz

235

td(TXDC-busdom)

delay time from TXDC to bus

dominant

VV2 = 4.5 V to 5. 5 V

R(CANH-CANL) = 60 Ω

C(CANH-CANL) = 100 pF

-70

td(TXDC-busrec)

delay time from TXDC to bus

recessive

VV2 = 4.5 V to 5.5 V

R(CANH-CANL) = 60 Ω

C(CANH-CANL) = 100 pF

-90

td(busdom-RXDC)

delay time from bus dominant

to RXDC

VV2 = 4.5 V to 5.5 V

R(CANH-CANL) = 60 Ω

C(CANH-CANL) = 100 pF

CRXDC = 15 pF

-75

td(busrec-RXDC)

delay time from bus recessive

to RXDC

VV2 = 4.5 V to 5.5 V

R(CANH-CANL) = 60 Ω

C(CANH-CANL) = 100 pF

CRXDC = 15 pF

-95

twake(busdom)min

minimum bus dominant

wake-up time

first pulse (after first recessive) for

wake-up on pins CANH and CANL

Sleep mode

0.5

μs

second pulse for wake-up on pins

CANH and CANL

0.5

μs

twake(busrec)min

minimum bus recessive

wake-up time

first pulse for wake-up on pins CANH

and CANL; Sleep mode

0.5

μs

second pulse (after first dominant) for

wake-up on pins CANH and CANL

0.5

μs

tto(wake)

wake-up time-out time

between wake-up and confirm

messages; Sleep mode

0.4

1.2

tto(dom)TXDC

TXDC dominant time-out time CAN online; VV2 = 4.5 V to 5.5 V

VTXDC = 0 V

1.8

4.5

Wake bias output; pin WBIAS

tWBIASL

WBIAS LOW time

227

278

μs

tcy

cycle time

WBC = 1

58.1

71.2

WBC = 0

14.5

17.8

Watchdog

ttrig(wd)1

watchdog trigger time 1

Normal mode

watchdog Window mode only

[1]

0.45

NWP[2]

0.555

NWP[2]

ttrig(wd)2

watchdog trigger time 2

Normal, Standby and Sleep modes

watchdog Window mode only

[3]

0.9

NWP[2]

-1.11

NWP[2]

Table 11.

Dynamic characteristics …continued

Tvj = −40 °C to +150 °C; VBAT = 4.5 V to 28 V; VBAT > VV1; VBAT > VV2; R(CANH-CANL) = 45 Ω to 65 Ω; all voltages are defined

with respect to ground; positive currents flow in the IC; typical values are given at VBAT = 14 V; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

UJA1076 датащи(PDF) 36 Page - NXP Semiconductors

UJA1076 датащи(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

датащи скачать

ссылки URL