PIC18F4580-ESLASHML datasheet(55/490 Pages) MICROCHIP

55 / 490 page

DS39637D-page 55

PIC18F2480/2580/4480/4580

TABLE 5-4:

INITIALIZATION CONDITIONS FOR ALL REGISTERS

Applicable Devices

Power-on Reset,

Brown-out Reset

MCLR Resets,

WDT Reset,

RESET Instruction,

Stack Resets

Wake-up via WDT

or Interrupt

TOSU

2480 2580 4480 4580

---0 0000

---0 uuuu(3)

TOSH

2480 2580 4480 4580

0000 0000

uuuu uuuu(3)

TOSL

2480 2580 4480 4580

0000 0000

uuuu uuuu(3)

STKPTR

2480 2580 4480 4580

00-0 0000

uu-0 0000

uu-u uuuu(3)

PCLATU

2480 2580 4480 4580

---0 0000

---u uuuu

PCLATH

2480 2580 4480 4580

0000 0000

uuuu uuuu

PCL

2480 2580 4480 4580

0000 0000

PC + 2(2)

TBLPTRU

2480 2580 4480 4580

--00 0000

--uu uuuu

TBLPTRH

2480 2580 4480 4580

0000 0000

uuuu uuuu

TBLPTRL

2480 2580 4480 4580

0000 0000

uuuu uuuu

TABLAT

2480 2580 4480 4580

0000 0000

uuuu uuuu

PRODH

2480 2580 4480 4580

xxxx xxxx

uuuu uuuu

PRODL

2480 2580 4480 4580

xxxx xxxx

uuuu uuuu

INTCON

2480 2580 4480 4580

0000 000x

0000 000u

uuuu uuuu(1)

INTCON2

2480 2580 4480 4580

1111 -1-1

uuuu -u-u(1)

INTCON3

2480 2580 4480 4580

11-0 0-00

uu-u u-uu(1)

INDF0

2480 2580 4480 4580

N/A

POSTINC0

2480 2580 4480 4580

N/A

POSTDEC0

2480 2580 4480 4580

N/A

PREINC0

2480 2580 4480 4580

N/A

PLUSW0

2480 2580 4480 4580

N/A

FSR0H

2480 2580 4480 4580

---- 0000

---- uuuu

FSR0L

2480 2580 4480 4580

xxxx xxxx

uuuu uuuu

WREG

2480 2580 4480 4580

xxxx xxxx

uuuu uuuu

INDF1

2480 2580 4480 4580

N/A

POSTINC1

2480 2580 4480 4580

N/A

POSTDEC1

2480 2580 4480 4580

N/A

PREINC1

2480 2580 4480 4580

N/A

PLUSW1

2480 2580 4480 4580

N/A

FSR1H

2480 2580 4480 4580

---- 0000

---- uuuu

FSR1L

2480 2580 4480 4580

xxxx xxxx

uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1:

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt

vector (0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the

hardware stack.

See Table 5-3 for Reset value for specific condition.

Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When

not enabled as PORTA pins, they are disabled and read ‘0’.

This register reads all ‘0’s until ECAN™ technology is set up in Mode 1 or Mode 2.

PIC18F4580-E/ML датащи(PDF) 55 Page - Microchip Technology

PIC18F4580-E/ML датащи(HTML) 55 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL