PIC12C509AT-04SLASHIP datasheet(19/113 Pages) MICROCHIP

19 / 113 page

DS40139E-page 19

PIC12C5XX

4.6

Program Counter

As a program instruction is executed, the Program

Counter (PC) will contain the address of the next

program instruction to be executed. The PC value is

increased by one every instruction cycle, unless an

instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided

by the GOTO instruction word. The PC Latch (PCL) is

mapped to PC<7:0>. Bit 5 of the STATUS register

provides page information to bit 9 of the PC (Figure 4-

8).

For a CALL instruction, or any instruction where the

PCL is the destination, bits 7:0 of the PC again are

provided by the instruction word. However, PC<8>

does not come from the instruction word, but is always

cleared (Figure 4-8).

Instructions where the PCL is the destination, or

Modify PCL instructions, include MOVWF PC, ADDWF

PC,

and BSF PC,5.

FIGURE 4-8:

LOADING OF PC

BRANCH INSTRUCTIONS -

PIC12C5XX

Note:

Because PC<8> is cleared in the CALL

instruction, or any Modify PCL instruction,

all subroutine calls or computed jumps are

limited to the first 256 locations of any pro-

gram memory page (512 words long).

PA0

STATUS

PCL

Instruction Word

GOTO

Instruction

CALL

or Modify PCL Instruction

PA0

STATUS

PCL

Instruction Word

Reset to ‘0’

4.6.1

EFFECTS OF RESET

The Program Counter is set upon a RESET, which

means that the PC addresses the last location in the

last page i.e., the oscillator calibration instruction. After

executing MOVLW XX, the PC will roll over to location

00h, and begin executing user code.

The STATUS register page preselect bits are cleared

upon a RESET, which means that page 0 is pre-

selected.

Therefore, upon a RESET, a

GOTO

instruction will

automatically cause the program to jump to page 0

until the value of the page bits is altered.

4.7

Stack

PIC12C5XX devices have a 12-bit wide L.I.F.O.

hardware push/pop stack.

A CALL instruction will

push the current value of stack

1 into stack 2 and then push the current program

counter value, incremented by one, into stack level 1. If

more than two sequential CALL’s are executed, only

the most recent two return addresses are stored.

A RETLW instruction will

pop the contents of stack level

1 into the program counter and then copy stack level 2

contents into level 1. If more than two sequential

RETLW

’s are executed, the stack will be filled with the

address previously stored in level 2. Note that the

W register will be loaded with the literal value specified

in the instruction. This is particularly useful for the

implementation of data look-up tables within the

program memory.

Upon any reset, the contents of the stack remain

unchanged, however the program counter (PCL) will

also be reset to 0.

Note 1: There are no STATUS bits to indicate

stack overflows or stack underflow condi-

tions.

Note 2: There are no instructions mnemonics

called PUSH or POP. These are actions

that occur from the execution of the CALL

and RETLW instructions.

PIC12C509AT-04/IP датащи(PDF) 19 Page - Microchip Technology

PIC12C509AT-04/IP датащи(HTML) 19 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL