CS35L01 datasheet(28/34 Pages) CIRRUS

28 / 34 page

CS35L01/03

DS909A2

Note:

18. “Idle Current Draw vs. VBATT - FHD Mode” capacitor values refer to CFILT when configured as the

“CS35L01/03’s Minimized Optional Output Filtering” shown in Figure 5 on page 17. When VBATT is

below “VBATT Limit for HD/FHD Mode” (VBLIM), operation is restricted to SD Mode.

0.00

0.50

1.00

1.50

2.00

2.50

3.00

3.50

4.00

2.5

3.5

4.5

5.5

VBATT (V)

Figure 50. Idle Current Draw vs. VBATT - FHD Mode

RL =8 Ω +33 μH (Note 18)

Figure 51. Output Power vs. VBATT - FHD Mode

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

2.5

3.0

3.5

4.0

4.5

5.0

5.5

VBATT Supply Voltage (V)

RL = 8 Ω

1% THD+N Ratio

RL = 8 Ω

10% THD+N Ratio

RL = 4 Ω

1% THD+N Ratio

RL = 4 Ω

10% THD+N Ratio

470 pF

No Filter

1000 pF

2200 pF

10%

20%

30%

40%

50%

60%

70%

80%

90%

100%

0.25

0.5

0.75

1.25

1.5

1.75

Output Power (W)

10%

20%

30%

40%

50%

60%

70%

80%

90%

100%

0.5

1.5

2.5

Output Power (W)

Figure 52. Efficiency vs. Output Power - FHD Mode

RL =8 Ω +33 μH

Figure 53. Efficiency vs. Output Power - FHD Mode

RL =4 Ω +33 μH

4.2 V

3.7 V

4.2 V

3.7 V

5.0 V

0.00

0.05

0.10

0.15

0.20

0.25

0.30

0.35

0.40

0.25

0.5

0.75

1.25

1.5

1.75

Output Power (W)

0.00

0.10

0.20

0.30

0.40

0.50

0.60

0.70

0.5

1.5

2.5

Output Power (W)

Figure 54. Supply Current vs. Output Power - FHD Mode

RL =8 Ω +33 μH

Figure 55. Supply Current vs. Output Power - FHD Mode

RL =4 Ω +33 μH

5.0 V

4.2 V

3.7 V

5.0 V

4.2 V

3.7 V

CS35L01 датащи(PDF) 28 Page - Cirrus Logic

CS35L01 датащи(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

датащи скачать

ссылки URL