| поискавой системы для электроныых деталей |
|
LTC1821 датащи(PDF) 9 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1821 датащи(HTML) 9 Page - Linear Technology |
|
9 / 20 page ![]() LTC2757 9 2757f PIN FUNCTIONS VOSADJ(Pin39):DACOffsetAdjustPin.Thisvoltage-control pin can be used to null unipolar offset or bipolar zero error. The offset change expressed in LSB is the same for any output range. See System Offset and Gain Adjustments in the Operation section. Tie to ground if not used. IOUT1 (Pin 40): DAC current output; normally tied to the negative input (summing junction) of the I/V converter amplifier. RFB (Pins 41, 42): DAC Feedback Resistor. Normally tied to the output of the I/V converter amplifier. The DAC output current from IOUT1 flows through the feedback resistor to the RFB pins. These pins are internally shorted together. ROFS (Pins 43, 44): Bipolar Offset Network. These pins provide the translation of the output voltage range for bipolar spans. Accepts up to ±15V; normally tied to the positive reference voltage. These pins are internally shorted together. REF (Pins 45, 46): Feedback Resistor for the Reference Inverting Amplifier, and Reference Input for the DAC. Normally tied to the output of the reference inverting amplifier. Typically –5V; accepts up to ±15V. These pins are internally shorted together. RCOM (Pin 47): Center Tap Point of RIN and REF. Normally tied to the negative input of the external reference invert- ing amplifier. GEADJ (Pin 48): Gain Adjust Pin. This voltage-control pin can be used to null gain error or to compensate for reference errors. The gain error change expressed in LSB is the same for any output range. See System Offset and Gain Adjustments in the Operation section. Tie to ground if not used. 36 35 34 33 20 21 18-BIT DAC WITH SPAN SELECT DAC REGISTER INPUT REGISTER RCOM RIN 1, 2 R2 20k R1 20k ROFS 43, 44 REF 45, 46 RFB 41, 42 IOUT1 VOSADJ 2.56M IOUT2F IOUT2S WR UPD READ D/S CLR M-SPAN 2757 BD CONTROL LOGIC 3 3 3 I/O PORT DAC REGISTER INPUT REGISTER 18 18 18 I/O PORT 40 39 47 GEADJ 48 6 5 3, 37, 38 SPAN I/O S2-S0 8-16, 23-31 DATA I/O D17-D0 BLOCK DIAGRAM |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |