поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

DM562AP датащи(PDF) 28 Page - Davicom Semiconductor, Inc.

номер детали DM562AP
подробное описание детали  V.90 Integrated Data/ Fax/Voice/Speakerphone Modem Device Single Chip with Memory Built in
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DAVICOM [Davicom Semiconductor, Inc.]
домашняя страница  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM562AP датащи(HTML) 28 Page - Davicom Semiconductor, Inc.

Back Button DM562AP Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 25Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 26Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 27Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 28Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 29Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 30Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 31Page - Davicom Semiconductor, Inc. DM562AP Datasheet HTML 32Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 48 page
background image
DM562AP
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
28
Final
Version: DM562AP-DS-F03
Revision ID (xxxxxx08 - PCIRV)
31
0
7
8
Revision ID
Class Code
3
4
Class Code
Revision Major Number
Revision Minor Number
Bit
Default
Type
Description
31:8
070002h
RO
Class Code (070002h)
This is the standard code for Simple Communications controller.16550
compatible serial controller.
7:4
0001
RO
Revision Major Number
This is the silicon-major revision number that will increase for the
subsequent versions of the DM6588A
3:0
0000
RO
Revision Minor Number
This is the silicon-minor revision number that will increase for the
subsequent versions of the DM6588A.
Miscellaneous Function (Xxxxxx0c - PCILT)
31
16 15
0
87
23
24
BIST
Header Type
Latency Timer
Cache Line Size
Built-In Self Test
Header Type
Latency Timer For The Bus Master
Cache Line Size For Memory Read
Bit
Default
Type
Description
31:24
00h
RO
Built-In Self Test (=00h Means No Implementation)
23:16
00h
RO
Header Type (= 00h Means single function with Predefined Header Type )
15:8
00h
RO
Latency Timer For The Bus Master.
The DM6588A will never support the function.
7:0
00h
RO
Cache line Size For Memory Read Mode Selection (00h Means No
Implementation For Use)
Nov. 09, 2007



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com