поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ATmega32HVB датащи(PDF) 157 Page - ATMEL Corporation

номер детали ATmega32HVB
подробное описание детали  8-bit Microcontroller with 16K/32K Bytes In-System Programmable Flash
PDF  273 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega32HVB датащи(HTML) 157 Page - ATMEL Corporation

Back Button ATmega32HVB Datasheet HTML 153Page - ATMEL Corporation ATmega32HVB Datasheet HTML 154Page - ATMEL Corporation ATmega32HVB Datasheet HTML 155Page - ATMEL Corporation ATmega32HVB Datasheet HTML 156Page - ATMEL Corporation ATmega32HVB Datasheet HTML 157Page - ATMEL Corporation ATmega32HVB Datasheet HTML 158Page - ATMEL Corporation ATmega32HVB Datasheet HTML 159Page - ATMEL Corporation ATmega32HVB Datasheet HTML 160Page - ATMEL Corporation ATmega32HVB Datasheet HTML 161Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 273 page
background image
157
8042A–AVR–07/09
ATmega16HVB/32HVB
27.2.1
TWI Terminology
The following definitions are frequently encountered in this section.
27.2.2
Electrical Interconnection
As depicted in Figure 27-1, both bus lines are connected to the positive supply voltage through
pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector.
This implements a wired-AND function which is essential to the operation of the interface. A low
level on a TWI bus line is generated when one or more TWI devices output a zero. A high level
is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line
high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any
bus operation.
The number of devices that can be connected to the bus is only limited by the bus capacitance
limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical char-
acteristics of the TWI is given in ”2-wire Serial Interface Characteristics” on page 235.
27.3
Data Transfer and Frame Format
27.3.1
Transferring Bits
Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level
of the data line must be stable when the clock line is high. The only exception to this rule is for
generating start and stop conditions.
Figure 27-2. Data Validity
Table 27-1.
TWI Terminology
Term
Description
Master
The device that initiates and terminates a transmission. The Master also generates the
SCL clock.
Slave
The device addressed by a Master.
Transmitter
The device placing data on the bus.
Receiver
The device reading data from the bus.
SDA
SCL
Data Stable
Data Stable
Data Change



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com