| поискавой системы для электроныых деталей |
|
ICS1893CF датащи(PDF) 105 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS1893CF датащи(HTML) 105 Page - Integrated Device Technology |
|
105 / 127 page ![]() Chapter 9 DC and AC Operating Conditions ICS1893CF, Rev. J, 08/11/09 August, 2009 105 ICS1893CF Data Sheet Rev. J - Release Copyright © 2009, Integrated Device Technology, Inc. All rights reserved. 9.5.3 Timing for Receive Clock (RXCLK) Pins Table 9-10 lists the significant time periods for signals on the Receive Clock (RXCLK) pins for the various interfaces. Figure 9-4 shows the timing diagram for the time periods. Figure 9-4. Receive Clock Timing Diagram Table 9-10. MII Receive Clock Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 RXCLK Duty Cycle – 35 50 65 % t2a RXCLK Period 100M MII (100Base-TX) – 40 – ns t2b RXCLK Period 10M MII (10Base-T) – 400 – ns RXCLK t1 t2 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |