| поискавой системы для электроныых деталей |
|
IKCS12F60B2C датащи(PDF) 6 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
IKCS12F60B2C датащи(HTML) 6 Page - Infineon Technologies AG |
|
6 / 18 page ![]() CIPOS™ IKCS12F60B2A IKCS12F60B2C Data Sheet 6/18 Rev. 2.2, March 2009 Pin Assignment Pin Number Pin Name Pin Description 1 VB3 high side floating IC supply voltage 2 W,VS3 motor output W, high side floating IC supply offset voltage 3 n.a. None 4 VB2 high side floating IC supply voltage 5 V,VS2 motor output V, high side floating IC supply offset voltage 6 n.a. None 7 VB1 high side floating IC supply voltage 8 U,VS1 motor output U, high side floating IC supply offset voltage 9 n.a. None 10 V+ positive bus input voltage 11 n.a. None 12 VRU low side emitter 13 VRV low side emitter 14 VRW low side emitter 15 /HIN1 input gate driver high side 1/U 16 /HIN2 input gate driver high side 2/V 17 /HIN3 input gate driver high side 3/W 18 /LIN1 input gate driver low side 1/U 19 /LIN2 input gate driver low side 2/V 20 /LIN3 input gate driver low side 3/W 21 ITRIP input overcurrent shutdown 22 VDD module control supply 23 VSS module negative supply 24 TEMP temperature monitoring Pin Description /HIN1,2,3 and /LIN1,2,3 (Low side and high side control pins, Pin 15 - 20) These pins are active low and they are responsible for the control of the integrated IGBT The Schmitt-trigger input threshold of them are such to guarantee LSTTL and CMOS compatibility down to 3.3V controller outputs. The maximum voltage at these pins is 5.5V and therefore fully compliant to 3.3V-microcontrollers. Pull-up resistor of about 75 k Ω is internally provided to pre-bias inputs during supply start-up and a zener clamp is provided for pin protection purposes. Input schmitt-trigger and noise filter provide beneficial noise rejection to short input pulses. It is recommended for proper work of CIPOS™ not to provide an input pulse-width and PWM deadtimes lower than 1us. The integrated gate drive provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two gate drivers of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3). Figure 2: Input pin structure |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |