поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SMM151 датащи(PDF) 9 Page - Summit Microelectronics, Inc.

номер детали SMM151
подробное описание детали  Single-channel Voltage/Current Monitors and Voltage Marginers
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SUMMIT [Summit Microelectronics, Inc.]
домашняя страница  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

SMM151 датащи(HTML) 9 Page - Summit Microelectronics, Inc.

Back Button SMM151 Datasheet HTML 5Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 6Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 7Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 8Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 9Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 10Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 11Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 12Page - Summit Microelectronics, Inc. SMM151 Datasheet HTML 13Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 23 page
background image
SMM151/152
Preliminary Datasheet
Summit Microelectronics, Inc
2131 2.1 8/15/2008
9
I2C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS – 100kHz
TA= 0°C to +70°C, VDD = 2.7V to 5.5V unless otherwise noted. All voltages are relative to GND. See Figure 3 Timing
Diagram.
Symbol
Description
Conditions
Min
Typ
Max
Units
fSCL
SCL Clock Frequency
0
100
KHz
tLOW
Clock Low Period
4.7
µs
tHIGH
Clock High Period
4.0
µs
tBUF
Bus Free Time
Before New Transmission – Note
5
4.7
µs
tSU:STA
Start Condition Setup Time
4.7
µs
tHD:STA
Start Condition Hold Time
4.0
µs
tSU:STO
Stop Condition Setup Time
4.7
µs
tAA
Clock Edge to Data Valid
SCL low to valid SDA (cycle n)
0.2
3.5
µs
tDH
Data Output Hold Time
SCL low (cycle n+1) to SDA
change
0.2
µs
tR
SCL and SDA Rise Time
Note 5
1000
ns
tF
SCL and SDA Fall Time
Note 5
300
ns
tSU:DAT
Data In Setup Time
250
ns
tHD:DAT
Data In Hold Time
0
ns
TI
Noise Filter SCL and SDA
Noise suppression
100
ns
tWR
Write Cycle Time
5
ms
Note 5: Guaranteed by Design.
TIMING DIAGRAMS
t
R
t
F
t
HIGH
t
LOW
t
SU:STA
t
HD:STA
t
SU:DAT
t
HD:DAT
t
SU:STO
t
BUF
t
DH
t
AA
SCL
SDA
(IN)
SDA
(OUT)
t
WR (For Write Operation Only)
Figure 3. Basic I
2C Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com