поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA2500D датащи(PDF) 26 Page - STMicroelectronics

номер детали STA2500D
подробное описание детали  Bluetooth??V2.1 EDR ("Lisbon") for automotive applications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA2500D датащи(HTML) 26 Page - STMicroelectronics

Back Button STA2500D Datasheet HTML 22Page - STMicroelectronics STA2500D Datasheet HTML 23Page - STMicroelectronics STA2500D Datasheet HTML 24Page - STMicroelectronics STA2500D Datasheet HTML 25Page - STMicroelectronics STA2500D Datasheet HTML 26Page - STMicroelectronics STA2500D Datasheet HTML 27Page - STMicroelectronics STA2500D Datasheet HTML 28Page - STMicroelectronics STA2500D Datasheet HTML 29Page - STMicroelectronics STA2500D Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 57 page
background image
General specification
STA2500D
26/57
Doc ID 16067 Rev 1
6.3
Class 1 operation
The STA2500D supports operation at Class 1 output power levels with the use of an
external PA. The operation of the external PA and antenna switch are controlled by the
following signals:
If Class 1 functionality is enabled through SW parameter download, then these 6 control
signals are available on the pins as indicated in Table 21 and Table 22.
Configuration 2 allows to deploy the STA2500D in Class 1 mode, still maintaining the
necessary control signals to coexist and cooperate with a WLAN transceiver. The
handshake between the STA2500D and a WLAN device happens in this case through other
BT_GPIO pins.
6.4
Power-up
The BT_RESETN pin should be active while powering up BT_VDD_HV and should stay
active at least two cycles of the low power clock (BT_LP_CLK) after power-up is completed.
The time between the STA2500D making BT_CLK_REQ_OUT_x active and the platform
providing a stable clock should maximally be 15 ms.
Table 20.
Output power: class 1 control signals
Control signal name
Function
PAEN
PA enable (active during TX slot)
PA_VAL0
Bit 0 of the power level delivered by the PA
PA_VAL1
Bit 1 of the power level delivered by the PA
RXEN
LNA enable (if present)
AntSw
Control of the antenna switch
edr_mode
Indication to PA whether TX is EDR or BR
Table 21.
Output power: class 1 device pin configuration (depending on SW
parameter download)
Function
SW configuration 1
SW configuration 2
PAEN
BT_HOST_WAKEUP
BT_GPIO_16
PA_VAL0
BT_GPIO_0
BT_GPIO_10
PA_VAL1
BT_CLK_REQ_IN_1
BT_GPIO_9
RXEN
BT_CLK_REQ_IN_2
BT_GPIO_8
AntSw
(BT_GPIO_11)
BT_GPIO_11
Table 22.
Output power: class 1 device pin configuration (depending on SW
parameter download)
Function
SW configuration a
SW configuration b
SW configuration c
edr_mode
BT_CLK_REQ_OUT_1
BT_CLK_REQ_OUT_2
not available on a pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com