поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS77C82 датащи(PDF) 39 Page - Texas Instruments

номер детали TMS77C82
подробное описание детали  8-BIT MICROCONTROLLER
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS77C82 датащи(HTML) 39 Page - Texas Instruments

Back Button TMS77C82 Datasheet HTML 35Page - Texas Instruments TMS77C82 Datasheet HTML 36Page - Texas Instruments TMS77C82 Datasheet HTML 37Page - Texas Instruments TMS77C82 Datasheet HTML 38Page - Texas Instruments TMS77C82 Datasheet HTML 39Page - Texas Instruments TMS77C82 Datasheet HTML 40Page - Texas Instruments TMS77C82 Datasheet HTML 41Page - Texas Instruments TMS77C82 Datasheet HTML 42Page - Texas Instruments TMS77C82 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 77 page
background image
TMS370Cx5x
8-BIT MICROCONTROLLER
SPNS010F – DECEMBER 1986 – REVISED FEBRUARY 1997
39
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
serial communications interface 1 (SCI1) module (continued)
Features of the SCI1 module include:
D Three external pins:
–
SCITXD: SCI transmit output pin or general-purpose bidirectional I/O pin
–
SCIRXD: SCI receive input pin or general-purpose bidirectional I/O pin
–
SCICLK: SCI bidirectional serial clock pin, or general-purpose bidirectional I/O pin
D Two communications modes: asynchronous and isosynchronous†
D Baud rate: 64K different programmable rates
–
Asynchronous mode: 3 bps to 156K bps at 5-MHz SYSCLK
ASYNCHRONOUS BAUD
+
SYSCLK
(BAUD REG
) 1)
32
–
Isosynchronous mode: 39 bps to 2.5M bps at 5-MHz SYSCLK
ISOSYNCHRONOUS BAUD
+
SYSCLK
(BAUD REG
) 1)
2
D Data-word format
–
One start bit
–
Data-word length programmable from 1 to 8 bits
–
Optional even/odd/no parity bit
–
One or two stop bits
D Four error-detection flags: parity, overrun, framing, and break detection
D Two wake-up multiprocessor modes: Idle-line and address bit
D Half or full-duplex operation
D Double-buffered receive and transmit functions
D Interrupt driven or polled algorithms with status flags accomplish transmitter (TX) and receiver (RX)
operations.
–
Transmitter: TXRDY flag (transmitter buffer register is ready to receive another character) and TX
EMPTY flag (transmitter shift register is empty)
–
Receiver: RXRDY flag (receive buffer register ready to receive another character), BRKDT flag (break
condition occurred), and RX ERROR monitoring four interrupt conditions
–
Separate enable bits for transmitter and receiver interrupts
–
NRZ (non return-to-zero) format
D Eleven SCI1 module control registers are located in control register frame beginning at address P050h.
† Isosynchronous = Isochronous



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com