PCI2040 datasheet(21/79 Pages) TI

21 / 79 page

3–1

3 PCI2040 Functional Description

This section covers the functional description for PCI2040. The PCI2040 provides a 32-bit PCI host interface and an

interface for 8-bit and 16-bit host port interface (HPI) ports for TI’s C54x and C6x families of DSP processors. The

following conventions are used in this document:

•

DSP

C54x or C6x

•

Word

16 bits for PCI, 16 bits for C54x, 32 bits for C6x

•

Half-word

8 bits for C54x, 16 bits for C6x

•

Double-word

32 bits for PCI

Figure 3–1 shows a simplified block diagram of the PCI2040.

PCI Host Bus Interface

Miscellaneous

Interface

CPCI Hot-Swap

PCI Power

Management

Serial ROM

GPIO

Interrupt

PCI

Target

HPI

Interface

Registers

PCI

Registers

C6x

Host

Port

Extensions

C54x

Host

Port

HPI Interface

GP BUS

Interface

Figure 3–1. PCI2040 System Block Diagram

3.1

PCI Interface

PCI2040 provides an integrated 32-bit PCI bus interface compliant with the

PCI Local Bus Specification. The PCI2040

incorporates a PCI target interface for configuration cycles, accesses to internal registers, and access to the HPI

interface via memory-mapped space. The PCI2040 does not provide PCI mastering.

As a PCI bus target, PCI2040 incorporates the following features:

•

Supports the memory read, memory write, configuration read, and configuration write

•

Aliases the memory read multiple, memory read line, and memory write and invalidate to the basic

memory commands (i.e., memory read and memory write)

•

Supports PCI_LOCK

PCI2040 датащи(PDF) 21 Page - Texas Instruments

PCI2040 датащи(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

датащи скачать

ссылки URL