поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCI2040 датащи(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
номер детали PCI2040
подробное описание детали  PCI2040 PCI-DSP Bridge controller
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

PCI2040 датащи(HTML) 39 Page - Texas Instruments

Back Button PCI2040 Datasheet HTML 35Page - Texas Instruments PCI2040 Datasheet HTML 36Page - Texas Instruments PCI2040 Datasheet HTML 37Page - Texas Instruments PCI2040 Datasheet HTML 38Page - Texas Instruments PCI2040 Datasheet HTML 39Page - Texas Instruments PCI2040 Datasheet HTML 40Page - Texas Instruments PCI2040 Datasheet HTML 41Page - Texas Instruments PCI2040 Datasheet HTML 42Page - Texas Instruments PCI2040 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 79 page
background image
4–7
4.11 HPI CSR Memory Base Address Register
The HPI CSR memory base address register provides a method of allowing the host to map the PCI2040’s HPI CSR
registers into host memory space.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
HPI CSR memory base address
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
HPI CSR memory base address
Type
RW
RW
RW
RW
R
R
R
R
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
HPI CSR memory base address
Type:
Read-only, Read/Write
Offset:
10h
Default:
0000 0000h
Table 4–5. HPI CSR Memory Base Address Register
BIT
FIELD NAME
TYPE
DESCRIPTION
31–12
AVAIL_ADD
RW
Available address bits. These bits can be written by the host in order to allow initialization of the base
address at startup. The PCI memory address space is on the 4-Kbyte boundary.
11–4
UNAVAIL_ADD
R
Unavailable address bit. Bits 11–4 return 00h when read.
3
PREFETCHABLE
R
Prefetchable. This bit is hardwired to 0 in the PCI2040.
2–1
TYPE
R
Type. Bits 2 and 1 indicate the size of the base address and how it can be mapped into the host memory.
These bits are hardwired to 00 in the PCI2040 to indicate that a 32-bit base address register is used
which can be located anywhere in memory.
0
MEM_IND
R
Memory space indicator. This bit indicates whether the base address maps into the host’s memory or
I/O space. This bit is hardwired to 0 in the PCI2040 to indicate that this base address is valid only for
memory accesses.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com