поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1472CS датащи(PDF) 3 Page - Linear Technology

номер детали LTC1472CS
подробное описание детали  Protected PCMCIA VCC and VPP Switching Matrix
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1472CS датащи(HTML) 3 Page - Linear Technology

  LTC1472CS Datasheet HTML 1Page - Linear Technology LTC1472CS Datasheet HTML 2Page - Linear Technology LTC1472CS Datasheet HTML 3Page - Linear Technology LTC1472CS Datasheet HTML 4Page - Linear Technology LTC1472CS Datasheet HTML 5Page - Linear Technology LTC1472CS Datasheet HTML 6Page - Linear Technology LTC1472CS Datasheet HTML 7Page - Linear Technology LTC1472CS Datasheet HTML 8Page - Linear Technology LTC1472CS Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
3
LTC1472
1472fa
Note 1: Absolute Maximum Ratings are those values beyond which the life
of the device may be impaired.
Note 2: VENH = 5V, VENL = 0V. See VCC and VPP Switch Truth Tables for
programming enable inputs for desired output states.
Note 3: Power for the VCC input logic and charge pump circuitry is derived
from the 5VIN power supply which must be continuously powered. 12V
and 3.3V power is not required to control the NMOS VCC switches. (See
Applications Information.)
Note 4: The two 3VIN supply input pins (14 and 15) must be connected
together and the two VCC(OUT) output pins (1 and 16) must be connected
together. The 3VIN supply pins do not need to be continuously powered
and may drop to 0V when not required.
Note 5: The VCC and VPP output are protected with foldback current limit
which reduces the short-circuit (0V) currents below peak permissible
current levels at higher output voltages.
Note 6: To 90% of final value.
Note 7: 12V power is only required when VPPOUT is programmed to 12V.
The external 12V regulator can be shutdown at all other times. Built-in
charge pumps power the internal NMOS switches from the 5V VDD supply
when 12V is not present.
Note 8: Power for the VPP input logic and charge pump circuitry is derived
from the VDD power supply which must be continuously powered.
Note 9: To 90% of the final value, COUT = 0.1µF, ROUT = 2.9k.
Note 10: To 10% of the final value, COUT = 0.1µF, ROUT = 2.9k.
Note 11: To 50% of the initial value, COUT = 0.1µF, ROUT = 2.9k.
ELECTRICAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VCC(IN)
VCC Input Voltage Range
3
5.5
V
VPPIN
VPP Input Voltage Range
(Note 7)
0
12.6
V
VDD
Logic Supply Voltage Range
(Note 8)
4.5
5.5
V
ICCIN
VCC(IN) Supply Current, No Load
Program to VPPIN or VCC(IN) VPPIN = 12V
35
60
µA
Program to 0V or Hi-Z
0.01
10
µA
IPPIN
VPPIN Supply Current, No Load
Program to VPPIN or VCC(IN)
40
80
µA
Program to 0V or Hi-Z
0.01
10
µA
IDD
VDD Supply Current, No Load
Program to VPPIN
70
120
µA
Program to VCC(IN), VPPIN = 0V
85
150
µA
Program to VCC(IN), VPPIN = 12V
40
80
µA
Program to 0V or Hi-Z
0.01
10
µA
IVPPOUT
Hi-Z Output Leakage Current
Program to Hi-Z, 0V < VPPOUT < 12V
0.01
10
µA
RON
On Resistance VPPOUT to VPPIN
VPPIN = 12V, ILOAD = 120mA
0.50
1
On Resistance VPPOUT to VCC(IN)
VCC(IN) = 5V, ILOAD = 5mA
1.70
5
On Resistance VPPOUT to GND
VDD = 5V, ISINK = 1mA
100
250
VPPENH
VPP Enable Input High Voltage
VDD = 5V
2V
VPPENL
VPP Enable Input Low Voltage
VDD = 5V
0.8
V
IVPPEN
VPP Enable Input Current
0V < VPP EN < VDD
±1
µA
VSDH
SHDN Output High Voltage
Program to 0V, VCC(IN) or Hi-Z, ILOAD = 400µA
3.5
V
VSDL
SHDN Output Low Voltage
Program to VPPIN, ISINK = 400µA
0.4
V
ILIMVCC
VPPOUT Current Limit, VCC(IN)
Program to VCC(IN), VPPOUT = 0V (Note 5)
60
mA
ILIMVPP
VPPOUT Current Limit, VPPIN
Program to VPPIN, VPPOUT = 0V (Note 5)
100
mA
tVPP1
Delay and Rise Time
From 0V to VCC(IN),VPPIN = 0V (Note 9)
5
15
50
µs
tVPP2
Delay and Rise Time
From 0V to VPPIN (Note 9)
25
85
250
µs
tVPP3
Delay and Rise Time
From VCC(IN) to VPPIN (Note 9)
30
100
300
µs
tVPP4
Delay and Fall Time
From VPPIN to VCC(IN) (Note 10)
5
15
50
µs
tVPP5
Delay and Fall Time
From VPPIN to 0V (Note 11)
10
35
100
µs
tVPP6
Delay and Fall Time
From VCC(IN) to 0V, VPPIN = 0V (Note 11)
10
30
100
µs
tVPP7
Output Turn-On Delay
From Hi-Z to VCC(IN) (Note 9)
5
15
50
µs
tVPP8
Output Turn-On Delay
From Hi-Z to VPPIN (Note 9)
25
85
250
µs
(VPP Switch Section) The
denotes specifications which apply over the full operating temperature range, otherwise specifications
are at TA = 25°C. VDD = 5V, VCC(IN) = 5V, VPPIN = 12V, VCCEN0 = VCCEN1 = 0V, (Note 2) unless otherwise noted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com