поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1235CSW датащи(PDF) 9 Page - Linear Technology

номер детали LTC1235CSW
подробное описание детали  Microprocessor Supervisory Circuit
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1235CSW датащи(HTML) 9 Page - Linear Technology

Back Button LTC1235CSW Datasheet HTML 5Page - Linear Technology LTC1235CSW Datasheet HTML 6Page - Linear Technology LTC1235CSW Datasheet HTML 7Page - Linear Technology LTC1235CSW Datasheet HTML 8Page - Linear Technology LTC1235CSW Datasheet HTML 9Page - Linear Technology LTC1235CSW Datasheet HTML 10Page - Linear Technology LTC1235CSW Datasheet HTML 11Page - Linear Technology LTC1235CSW Datasheet HTML 12Page - Linear Technology LTC1235CSW Datasheet HTML 13Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
LTC1235
9
1235fa
APPLICATIONS INFORMATION
Voltage Output
During normal operation, the LTC1235 uses a charge
pumped NMOS power switch to achieve low dropout and
low supply current. This power switch can deliver up to
50mA to VOUT from VCC and has a typical on resistance
of 5. The VOUT pin should be bypassed with a capacitor of
0.1μF or greater to ensure stability. Use of a larger bypass
capacitor is advantageous for supplying current to heavy
transient loads.
When operating currents larger than 50mA are required
from VOUT, or a lower dropout (VCC - VOUT voltage differ-
ential) is desired, the LTC1235 provides BATT ON output
to drive the base of external PNP transistor (Figure 3).
Another alternative to provide higher current is to connect
a high current Schottky diode from the VCC pin to the VOUT
pin to supply the extra current.
the battery which can damage lithium batteries. LTC1235
uses a charge pumped NMOS power switch to eliminate
unwanted charging current while achieving low dropout
and low supply current. Since no current goes to the
substrate, the current collected by VBATT pin is strictly
junction leakage.
Conditional Battery Backup
LTC1235 provides an unique feature to either allow VOUT to
be switched to VBATT or to disable the CMOS RAM battery
backup function when primary power is lost. Disabling
the battery backup function is useful in conserving the
backup battery’s life when the SRAM doesn’t need battery
backup during long term storage of a computer system,
or delivery of the computer system to the end user.
The BACKUP pin (Pin 8) is used to serve this feature on
power-down. When VCC is falling through the reset volt-
age threshold, the status of the BACKUP pin (logic low
or logic high) is stored in the Memory Logic (see Block
Diagram). If the stored status is logic high and VCC fall to
50mV greater than VBATT, a 125Ω PMOS switch, M2, con-
nects the VBATT input to VOUT and the battery switchover
comparator, C2, shuts off the NMOS power switch, M1. M2
is designed for very low dropout voltage (input-to-output
differential). This feature is advantageous for low current
applications such as battery backup in CMOS RAM and
other low power CMOS circuitry. If the stored status is
logic low and VCC falls to 50mV greater than VBATT, the
Memory Logic keeps M2 off and C2 shuts off M1. VOUT is
in Battery Saving Mode (see Figure 4). The supply current
in both mode is 1μA maximum.
On power-ups, C2 keeps M1 off before VCC reaches 70mV
higher than VBATT. On the first power-up after the bat-
tery is replaced (with power off), the status stored in the
Memory Logic is undetermined. VOUT could be either in
Battery Backup Mode or in Battery Saving Mode. When
VCC is 70mV greater than VBATT, M1 connects VOUT to VCC.
C2 has typically 20mV of hysteresis to prevent spurious
switching when VCC remains nearly equal to VBATT and the
status stored in the Memory Logic is high. The response
time of C2 is approximately 20μs.
The LTC1235 is protected for safe area operation with short
circuit limit. Output current is limited to approximately
200mA. If the device is overloaded for a long period of
time, thermal shutdown turns the power switch off until
the device cools down. The threshold temperature for
thermal shutdown is approximately 155°C with about 10°C
of hysteresis which prevents the device from oscillating
in and out of shutdown.
The PNP switch was not chosen for the internal power
switch because it injects unwanted current into the
substrate. This current is collected by the VBATT pin in
competitive devices and adds to the charging current of
Figure 3. Using BATT ON to Drive External PNP Transistor
+5V
+3V
0.1μF
0.1μF
VBATT
VCC
LTC1235
VOUT
GND
ANY PNP POWER TRANSISTOR
1235 F03
BATT ON
R1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com