 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AX2000-1CS896 датащи(PDF) 73 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CS896 датащи(HTML) 73 Page - Actel Corporation |
|
|
73 / 226 page  Axcelerator Family FPGAs v2.7 2-59 Global Resource Distribution At the root of each global resource is a PLL. There are two groups of four PLLs for every device. One group, located at the center of the north edge (in the I/O ring) of the chip, sources the four HCLKs. The second group, located at the center of the south edge (again in the I/O ring), sources the four CLKs (Figure 2-38). Regardless of the type of global resource, HCLK or CLK, each of the eight resources reach the ClockTileDist (CTD) Cluster located at the center of every core tile with zero skew. From the ClockTileDist Cluster, all four HCLKs and four CLKs are distributed through the core tile (Figure 2- 39). Figure 2-38 • PLL Group Figure 2-39 • Example of HCLK and CLK Distributions on the AX2000 PLL Cluster PLL Cluster PN P N P N P N PN P N P N P N HCLKA HCLKB HCLKC HCLKD CLKE PLL CLKF CLKG CLKH PLL PLL PLL PLL PLL PLL PLL PLL Group HCLK CLK PLL Group 4 4 ClockTileDist Cluster |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
