поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACS8525ALC датащи(PDF) 21 Page - Semtech Corporation

номер детали ACS8525ALC
подробное описание детали  Line Card Protection Switch for SONET/SDH Systems
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SEMTECH [Semtech Corporation]
домашняя страница  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

ACS8525ALC датащи(HTML) 21 Page - Semtech Corporation

Back Button ACS8525ALC Datasheet HTML 17Page - Semtech Corporation ACS8525ALC Datasheet HTML 18Page - Semtech Corporation ACS8525ALC Datasheet HTML 19Page - Semtech Corporation ACS8525ALC Datasheet HTML 20Page - Semtech Corporation ACS8525ALC Datasheet HTML 21Page - Semtech Corporation ACS8525ALC Datasheet HTML 22Page - Semtech Corporation ACS8525ALC Datasheet HTML 23Page - Semtech Corporation ACS8525ALC Datasheet HTML 24Page - Semtech Corporation ACS8525ALC Datasheet HTML 25Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 112 page
background image
ACS8525A LC/P
ADVANCED COMMS & SENSING
FINAL
DATASHEET
Revision 1.00/September 2007 © Semtech Corp.
Page 21
www.semtech.com
Output Phase Adjustment
Programmable Input to Output phase offset
adjustment, ±200 ns, 6 ps resolution step size
(Reg. 70 and 71)
Programmable mean offset on Phase Build-out event
(PBO phase offset on source switching) - disturbance
down to ±5 ns. (Reg. 72 Bits [5:0]). Requires PBO to
be on (Reg. 48 Bit 3)
Phase Detector Controls
Multi-cycle phase detection - Coarse phase lock &
capture range on/off (Reg. 74 Bit 6) and selectable
range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits
[3:0]). If selected, this feature increases jitter and
wander tolerance to a maximum of 8192 UI (normally
limited to ±0.5 UI)
Use of coarse phase detector result in DPLL algorithm,
on/off (Reg. 74 Bit 6) - speeds up phase locking
Limit DPLL1 Integral when at DPLL frequency limit,
on/off (Reg. 3B Bit 3) - reduces overshoot
Anti-noise filter for low frequency inputs, on/off
(Reg. 76 Bit 7)
Advanced Phase Detector Controls
The phase detector actually comprises two different
phase detector types, PD1 and PD2. Their interworking
and selection algorithms are beyond the scope of this
datasheet, however it should be noted the gain of only
PD2 is adjustable by configuration, in the following
feature:
DPLL1 PD2 gain control enable, on/off (Reg. 6D
Bit 7)
If on, this allows automatic gain selection according to
the type of feedback to the DPLL (For the digital
feedback setting, the gain used for PD2 is given by
Reg. 6D Bits [2:0]). If off, PD2 is not used.
Adjustable gain settings for PD2 (with auto switching
enabled), for the following feedback cases:
• Digital feedback (Reg. 6D Bits [2:0])
• Analog feedback (all frequencies above 8 kHz)
(Reg. 6D Bits [6:4])
• Analog 8k (or less) feedback (Reg. 6B Bits [2:0])
Phase Monitors
Input phase measured at DPLL1 or DPLL2. DPLL
select (Reg. 4B Bit 4), 16-bit phase status
(Reg. 77/78)
Phase measured between two inputs (uses DPLL2’s
PFD (Reg. 65 Bit 7))
DPLL2 Main Features
The main features of DPLL2 are:
Always locked to DPLL1
A single programmable bandwidth control: 18, 35 or
70 Hz
Damping factor, (For optional faster locking and
peaking control) Factors = 1.2, 2.5, 5, 10 or 20.
Digital feedback, on/off (Reg. 35 Bit 6)
Output frequency selection (Reg. 64)
• DS3/E3 support (44.736 MHz / 34.368 MHz)
independent of rates from DPLL1
• Low jitter E1/DS1 options independent of rates
from DPLL1
• Frequencies of n x E1/DS1 including 16 and 12 x
E1, and 16 and 24 x DS1 supported
• Squelched (clock off)
Can provide the source for the 2 kHz and 8 kHz
outputs available at Outputs 01 and 02 (Reg. 74 Bit
7)
Can use the phase detector in DPLL2 to measure the
input phase difference between two inputs
Selectable DPLL2 digital feedback, on/off (Reg. 64
Bit 6)
DPLL2 Advanced Features
The advanced features are the same as those for DPLL1,
with DPLL2 using the configuration values for DPLL1, with
the following exceptions:
Advanced Phase Detector Controls
PD2 gain control enable, on/off (Reg. 6C, Bit 7)
If on, this allows automatic gain selection according to
the type of feedback to the DPLL (For the digital
feedback setting, the gain used for PD2 is given by
(Reg. 6C Bits [2:0]). If off, PD2 is not used.
Adjustable gain settings for PD2 (with auto switching
enabled), for the following feedback cases:
• Digital feedback (Reg. 6C Bits [2:0])
• Analog feedback (all frequencies above 8K)
(Reg. 6C Bits [6:4])
• Analog 8k (or less) feedback (Reg. 6A Bits [2:0])



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com