поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AT89C5130A-RDTUM датащи(PDF) 30 Page - ATMEL Corporation

номер детали AT89C5130A-RDTUM
подробное описание детали  8-bit Flash Microcontroller with Full Speed USB Device
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5130A-RDTUM датащи(HTML) 30 Page - ATMEL Corporation

Back Button AT89C5130A-RDTUM Datasheet HTML 26Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 27Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 28Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 29Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 30Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 31Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 32Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 33Page - ATMEL Corporation AT89C5130A-RDTUM Datasheet HTML 34Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 188 page
background image
30
4337K–USB–04/08
AT89C5130A/31A-M
Figure 8-2.
External Code Memory Interface Structure
Table 8-1.
External Data Memory Interface Signals
8.1.2
External Bus Cycles
This section describes the bus cycles the AT89C5130A/31A-M executes to fetch code (see
Figure 8-3) in the external program/code memory.
External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock peri-
ods in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2
mode (see the clock Section).
For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized form and
do not provide precise timing information.
Figure 8-3.
External Code Fetch Waveforms
Signal
Name
Type
Description
Alternate
Function
A15:8
O
Address Lines
Upper address lines for the external bus.
P2.7:0
AD7:0
I/O
Address/Data Lines
Multiplexed lower address lines and data for the external memory.
P0.7:0
ALE
O
Address Latch Enable
ALE signals indicates that valid address information are available on lines
AD7:0.
-
PSEN
O
Program Store Enable Output
This signal is active low during external code fetch or external code read
(MOVC instruction).
-
Flash
EPROM
AT89C5130A
AT89C5131
P2
P0
AD7:0
A15:8
A7:0
A15:8
D7:0
A7:0
ALE
Latch
OE
PSEN
ALE
P0
P2
PSEN
PCL
PCH
PCH
PCL
D7:0
D7:0
PCH
D7:0
CPU Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com