поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACEX1K датащи(PDF) 2 Page - Altera Corporation

номер детали ACEX1K
подробное описание детали  Programmable Logic Device Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ALTERA [Altera Corporation]
домашняя страница  http://www.altera.com
Logo ALTERA - Altera Corporation

ACEX1K датащи(HTML) 2 Page - Altera Corporation

  ACEX1K Datasheet HTML 1Page - Altera Corporation ACEX1K Datasheet HTML 2Page - Altera Corporation ACEX1K Datasheet HTML 3Page - Altera Corporation ACEX1K Datasheet HTML 4Page - Altera Corporation ACEX1K Datasheet HTML 5Page - Altera Corporation ACEX1K Datasheet HTML 6Page - Altera Corporation ACEX1K Datasheet HTML 7Page - Altera Corporation ACEX1K Datasheet HTML 8Page - Altera Corporation ACEX1K Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 86 page
background image
2
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
...and More
Features
-1 speed grade devices are compliant with PCI Local Bus
Specification, Revision 2.2
for 5.0-V operation
Built-in Joint Test Action Group (JTAG) boundary-scan test
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available
without consuming additional device logic.
Operate with a 2.5-V internal supply voltage
In-circuit reconfigurability (ICR) via external configuration
devices, intelligent controller, or JTAG port
ClockLockTM and ClockBoostTM options for reduced clock delay,
clock skew, and clock multiplication
Built-in, low-skew clock distribution trees
–100% functional testing of all devices; test vectors or scan chains
are not required
Pull-up on I/O pins before and during configuration
Flexible interconnect
–FastTrack® Interconnect continuous routing structure for fast,
predictable interconnect delays
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
Dedicated cascade chain that implements high-speed,
high-fan-in logic functions (automatically used by software tools
and megafunctions)
Tri-state emulation that implements internal tri-state buses
Up to six global clock signals and four global clear signals
Powerful I/O pins
Individual tri-state output enable control for each pin
Open-drain option on each I/O pin
Programmable output slew-rate control to reduce switching
noise
–Clamp to VCCIO user-selectable on a pin-by-pin basis
Supports hot-socketing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com