поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LPC2220 датащи(PDF) 39 Page - NXP Semiconductors

номер детали LPC2220
подробное описание детали  16/32-bit ARM microcontrollers; flashless, with 10-bit ADC and external memory interface
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC2220 датащи(HTML) 39 Page - NXP Semiconductors

Back Button LPC2220 Datasheet HTML 35Page - NXP Semiconductors LPC2220 Datasheet HTML 36Page - NXP Semiconductors LPC2220 Datasheet HTML 37Page - NXP Semiconductors LPC2220 Datasheet HTML 38Page - NXP Semiconductors LPC2220 Datasheet HTML 39Page - NXP Semiconductors LPC2220 Datasheet HTML 40Page - NXP Semiconductors LPC2220 Datasheet HTML 41Page - NXP Semiconductors LPC2220 Datasheet HTML 42Page - NXP Semiconductors LPC2220 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 50 page
background image
LPC2210_2220_6
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 06 — 11 December 2008
39 of 50
NXP Semiconductors
LPC2210/2220
16/32-bit ARM microcontrollers
[1]
Except on initial access, in which case the address is set up Tcy(CCLK) earlier.
[2]
Tcy(CCLK) = 1CCLK.
[3]
Latest of address valid, CS LOW, OE LOW to data valid.
[4]
See the
LPC2210/20 user manual UM10114_1 for a description of the WSTn bits.
[5]
Address valid to data valid.
[6]
Earliest of CS HIGH, OE HIGH, address change to data invalid.
tBLSHDNV
BLS HIGH to data invalid
time
[2] (2
× T
cy(CCLK)) − 5
-
(2
× T
cy(CCLK))+5
ns
tCHDV
XCLK HIGH to data valid
time
-
-
10
ns
tCHWEL
XCLK HIGH to WE LOW time
-
-
10
ns
tCHBLSL
XCLK HIGH to BLS LOW
time
-
-
10
ns
tCHWEH
XCLK HIGH to WE HIGH
time
-
-
10
ns
tCHBLSH
XCLK HIGH to BLS HIGH
time
-
-
10
ns
tCHDNV
XCLK HIGH to data invalid
time
-
-
10
ns
Table 14.
External memory interface dynamic characteristics …continued
CL = 25 pF; Tamb =40 °C.
Symbol
Parameter
Conditions
Min
Typ Max
Unit
Table 15.
Standard read access specifications
Access cycle
Max frequency
WST setting
WST
≥ 0; round up to
integer
Memory access time requirement
standard read
standard write
burst read - initial
burst read - subsequent 3
×
N/A
f
MAX
2
WST 1
+
t
RAM
20 ns
+
--------------------------------
WST 1
t
RAM
20 ns
+
t
cy CCLK
()
--------------------------------
2
t
RAM
t
cy CCLK
()
2
WST 1
+
()
×
20 ns
f
MAX
1WST 2
+
t
WRITE
5ns
+
----------------------------------
WST 2
t
WRITE
t
CYC
5
+
t
cy CCLK
()
--------------------------------------------
t
WRITE
t
cy CCLK
()
1
WST 2
+
()
×
5ns
f
MAX
2
WST 1
+
t
INIT
20 ns
+
--------------------------------
WST 1
t
INIT
20 ns
+
t
cy CCLK
()
--------------------------------
2
t
INIT
t
cy CCLK
()
2
WST 1
+
()
×
20 ns
f
MAX
1
t
ROM
20 ns
+
---------------------------------
t
ROM
t
cy CCLK
() 20 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com