| поискавой системы для электроныых деталей |
|
MPC8641D датащи(PDF) 110 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8641D датащи(HTML) 110 Page - Freescale Semiconductor, Inc |
|
110 / 140 page ![]() MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 1 110 Freescale Semiconductor Clocking 18 Clocking This section describes the PLL configuration of the MPC8641. Note that the platform clock is identical to the MPX clock. 18.1 Clock Ranges Table 64 provides the clocking specifications for the processor cores and Table 65 provides the clocking specifications for the memory bus. Table 66 provides the clocking for the Platform/MPX bus and Table 67 provides the clocking for the Local bus. Table 64. Processor Core Clocking Specifications Characteristic Maximum Processor Core Frequency Unit Notes 1000 MHz 1250MHz 1333MHz 1500 MHz Min Max Min Max Min Max Min Max e600 core processor frequency 800 1000 800 1250 800 1333 800 1500 MHz 1, 2 Notes: 1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 18.2, “MPX to SYSCLK PLL Ratio,” and Section 18.3, “e600 to MPX clock PLL Ratio,” for ratio settings. 2. The minimum e600 core frequency is based on the minimum platform clock frequency of 400 MHz. Table 65. Memory Bus Clocking Specifications Characteristic Maximum Processor Core Frequency Unit Notes 1000, 1250, 1333, 1500MHz Min Max Memory bus clock frequency 200 300 MHz 1, 2 Notes: 1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 18.2, “MPX to SYSCLK PLL Ratio,” and Section 18.3, “e600 to MPX clock PLL Ratio,” for ratio settings. 2. The memory bus clock speed is half the DDR/DDR2 data rate, hence, half the MPX clock frequency. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |