TDA9115

15/45

6.8 DC/DC CONTROLLER SECTION

Note 32: A current sink is provided by the BComp output while BOut is disabled:

stabilized.

Note 34: Only applies to configuration specified in ”Test conditions” column, i.e. synchronization of BOut “Off-to- On”

edge with horizontal flyback signal. Refer to chapter ”DC/DC controller” for more details.

Symbol

Parameter

Test Condit ions

Value

Units

Min.

Typ.

Max.

Ext. resistance applied between

BComp

5k

Ω

Open loop gain of error amplifier

100

dB

Unity gain bandwidth of error am-

(18)

6

MHz

Bias current delivered by regula-

-0.2

µA

Output current capability of BComp

output.

-0.5

0.5

2.0

mA

mA

Voltage gain on BISense input

3

Threshold voltage on BISense input

corresponding to current limitation

1.98

2.1

2.22

V

Input current sourced by BISense input

-1

µA

Output current capability of BOut

output

010

mA

Saturation voltage of the internal output

transistor on BOut

0.25

0.35

V

Regulation reference for BRegIn

4.7

4.8

5.0

V

Delay of BOut “Off-to-O n” edge after

(34)

16

%