поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M38041FFHKP датащи(PDF) 360 Page - Renesas Technology Corp

номер детали M38041FFHKP
подробное описание детали  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M38041FFHKP датащи(HTML) 360 Page - Renesas Technology Corp

Back Button M38041FFHKP Datasheet HTML 356Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 357Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 358Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 359Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 360Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 361Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 362Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 363Page - Renesas Technology Corp M38041FFHKP Datasheet HTML 364Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 360 / 387 page
background image
3-70
REJ09B0212-0100Z
Rev.1.00
Jan 14, 2005
3804 Group (Spec.H)
APPENDIX
3.5 Control registers
Fig. 3.5.31 Structure of UART3 control register
UART3 control register
b7 b6 b5 b4 b3 b2 b1 b0
UART3 control register
(UART3CON: address 003316)
b
0
0
0: 8 bits
1: 7 bits
Character length
selection bit (CHAS)
Parity enable bit
(PARE)
Stop bit length
selection bit (STPS)
P35/TxD3 P-channel
output disable bit
(POFF)
Parity selection bit
(PARS)
Functions
Name
At reset R W
1
0
0
0
2
3
4
5
6
1
7
1
Nothing is arranged for these bits. These are
write disabled bits. When these bits are read
out, the contents are “1”.
0
1
0: Parity checking disabled
1: Parity checking enabled
0: Even parity
1: Odd parity
0: 1 stop bit
1: 2 stop bits
0: CMOS output
(in output mode)
1: N-channel open-drain
output (in output mode)
Fig. 3.5.32 Structure of AD/DA control register
AD/DA control register
b7 b6 b5 b4 b3 b2 b1 b0
AD/DA control register
(ADCON: address 003416)
b
0
1
2
Name
0
Functions
At reset R W
0
0
1
Analog input pin
selection bits 1
b2 b1 b0
0 0 0: P60/AN0 or P00/AN8
0 0 1: P61/AN1 or P01/AN9
0 1 0: P62/AN2 or P02/AN10
0 1 1: P63/AN3 or P03/AN11
1 0 0: P64/AN4 or P04/AN12
1 0 1: P65/AN5 or P05/AN13
1 1 0: P66/AN6 or P06/AN14
1 1 1: P67/AN7 or P07/AN15
3
0
Analog input pin
selection bit 2
0: AN0 to AN7 side
1: AN8 to AN15 side
AD conversion
completion bit
0: Conversion in progress
1: Conversion completed
4
0
0
DA1 output enable
bit
0: DA1 output disabled
1: DA1 output enabled
0
DA2 output enable
bit
0: DA2 output disabled
1: DA2 output enabled
5 Nothing is arranged for this bit. This is a write
disabled bit. When this bit is read out, the
contents are “0”.
6
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com