поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

7733 датащи(PDF) 222 Page - Renesas Technology Corp

номер детали 7733
подробное описание детали  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 датащи(HTML) 222 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 218Page - Renesas Technology Corp 7733 Datasheet HTML 219Page - Renesas Technology Corp 7733 Datasheet HTML 220Page - Renesas Technology Corp 7733 Datasheet HTML 221Page - Renesas Technology Corp 7733 Datasheet HTML 222Page - Renesas Technology Corp 7733 Datasheet HTML 223Page - Renesas Technology Corp 7733 Datasheet HTML 224Page - Renesas Technology Corp 7733 Datasheet HTML 225Page - Renesas Technology Corp 7733 Datasheet HTML 226Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 940 page
background image
SERIAL I/O
7733 Group User’s Manual
8–19
(1) Interrupt priority level selection bits (bits 2 to 0)
These bits are used to select the priority level of the UARTi transmission interrupt or UARTi reception
interrupt. When using the UARTi transmission/reception interrupt, select one of priority levels 1 to 7.
When a UARTi transmission/reception interrupt request occurs, its priority level is compared with the
processor interrupt priority level (IPL) and the requested interrupt is enabled only when its priority level
is higher than the IPL. (Note that this is applied when the interrupt disable flag (I) = “0.”) When these
bits are set to “0002” (level 0), the UARTi transmission/reception interrupt is disabled.
(2) Interrupt request bit (bit 3)
The UARTi transmission interrupt request bit is set to “1” when data is transferred from the UARTi
transmission buffer register to the UARTi transmission register.
The UARTi reception interrupt request bit is set to “1” when data is transferred from the UARTi receive
register to the UARTi receive buffer register. Note that these bits do not change when an overrun error
occurs.
When each interrupt request is accepted, the corresponding interrupt request bit is automatically
cleared to “0.” Note that each bit can be set to “1” or cleared to “0” by software.
8.2 Block description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com