поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

3886 датащи(PDF) 21 Page - Renesas Technology Corp

номер детали 3886
подробное описание детали  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  380 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

3886 датащи(HTML) 21 Page - Renesas Technology Corp

Back Button 3886 Datasheet HTML 17Page - Renesas Technology Corp 3886 Datasheet HTML 18Page - Renesas Technology Corp 3886 Datasheet HTML 19Page - Renesas Technology Corp 3886 Datasheet HTML 20Page - Renesas Technology Corp 3886 Datasheet HTML 21Page - Renesas Technology Corp 3886 Datasheet HTML 22Page - Renesas Technology Corp 3886 Datasheet HTML 23Page - Renesas Technology Corp 3886 Datasheet HTML 24Page - Renesas Technology Corp 3886 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 380 page
background image
x
3886 Group User’s Manual
List of figures
Fig. 2.10.1 Memory map of registers relevant to watchdog timer ...................................... 2-137
Fig. 2.10.2 Structure of Watchdog timer control register ..................................................... 2-137
Fig. 2.10.3 Structure of CPU mode register .......................................................................... 2-138
Fig. 2.10.4 Watchdog timer connection and division ratio setting ...................................... 2-139
Fig. 2.10.5 Relevant registers setting ..................................................................................... 2-140
Fig. 2.10.6 Control procedure ................................................................................................... 2-140
Fig. 2.11.1 Example of poweron reset circuit ........................................................................ 2-141
Fig. 2.11.2 RAM backup system .............................................................................................. 2-141
Fig. 2.12.1 Structure of CPU mode register .......................................................................... 2-143
Fig. 2.12.2 Connection diagram ............................................................................................... 2-144
Fig. 2.12.3 Status transition diagram during power failure .................................................. 2-144
Fig. 2.12.4 Setting of relevant registers ................................................................................. 2-145
Fig. 2.12.5 Control procedure ................................................................................................... 2-146
Fig. 2.13.1 Oscillation stabilizing time at restoration by reset input .................................. 2-148
Fig. 2.13.2 Execution sequence example at restoration by occurrence of INT0 interrupt request .. 2-150
Fig. 2.13.3 Reset input time ..................................................................................................... 2-152
Fig. 2.14.1 Memory map of registers relevant to processor mode ..................................... 2-154
Fig. 2.14.2 Structure of CPU mode register .......................................................................... 2-154
Fig. 2.14.3 Expansion example of 32-Kbytes ROM and RAM ............................................ 2-155
Fig. 2.14.4 Read cycle (OE access, SRAM) .......................................................................... 2-156
Fig. 2.14.5 Read cycle (OE access, EPROM) ....................................................................... 2-156
Fig. 2.14.6 Write cycle (W control, SRAM) ............................................................................ 2-157
Fig. 2.14.7 Usage example of ONW function ........................................................................ 2-158
Fig. 2.14.8 Expansion example of 32-Kbytes ROM and RAM at f(XIN) = 8 MHz or more ... 2-159
Fig. 2.14.9 Read cycle (OE access, SRAM) .......................................................................... 2-160
Fig. 2.14.10 Read cycle (OE access, EPROM) ..................................................................... 2-160
Fig. 2.14.11 Write cycle (W control, SRAM) .......................................................................... 2-161
Fig. 2.15.1 Memory map of flash memory version for 3886 Group ................................... 2-162
Fig. 2.15.2 Memory map of registers relevant to flash memory ......................................... 2-163
Fig. 2.15.3 Structure of Flash memory control register ........................................................ 2-163
Fig. 2.15.4 Structure of Flash command register .................................................................. 2-164
Fig. 2.15.5 Reprogramming example of built-in flash memory in serial I/O mode ........... 2-167
Fig. 2.15.6 Connection example in serial I/O mode (1) ....................................................... 2-168
Fig. 2.15.7 Connection example in serial I/O mode (2) ....................................................... 2-168
Fig. 2.15.8 Connection example in serial I/O mode (3) ....................................................... 2-169
Fig. 2.15.9 Example of reprogramming system for built-in flash memory in CPU reprogramming mode ... 2-170
Fig. 2.15.10 CPU reprogramming control program example (1) ......................................... 2-171
Fig. 2.15.11 CPU reprogramming control program example (2) ......................................... 2-172
Fig. 2.15.12 CPU reprogramming control program example (3) ......................................... 2-173
Fig. 2.15.13 CPU reprogramming control program example (4) ......................................... 2-174
Fig. 2.15.14 VPP control circuit example (1) ........................................................................... 2-175
Fig. 2.15.15 VPP control circuit example (2) ........................................................................... 2-175
CHAPTER 3 APPENDIX
Fig. 3.1.1 Circuit for measuring output switching characteristics (1) ................................... 3-12
Fig. 3.1.2 Circuit for measuring output switching characteristics (2) ................................... 3-12
Fig. 3.1.3 Timing diagram (1) (in single-chip mode) ............................................................... 3-13
Fig. 3.1.4 Timing diagram (2) (in memory expansion mode and microprocessor mode) .. 3-14
Fig. 3.1.5 Timing diagram (3) (in memory expansion mode and microprocessor mode) .. 3-15
Fig. 3.1.6 Timing diagram (4) (system bus interface) ............................................................ 3-16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com