поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

R8C/15 датащи(PDF) 164 Page - Renesas Technology Corp

номер детали R8C/15
подробное описание детали  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C/Tiny SERIES
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/15 датащи(HTML) 164 Page - Renesas Technology Corp

Back Button R8C/15 Datasheet HTML 160Page - Renesas Technology Corp R8C/15 Datasheet HTML 161Page - Renesas Technology Corp R8C/15 Datasheet HTML 162Page - Renesas Technology Corp R8C/15 Datasheet HTML 163Page - Renesas Technology Corp R8C/15 Datasheet HTML 164Page - Renesas Technology Corp R8C/15 Datasheet HTML 165Page - Renesas Technology Corp R8C/15 Datasheet HTML 166Page - Renesas Technology Corp R8C/15 Datasheet HTML 167Page - Renesas Technology Corp R8C/15 Datasheet HTML 168Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 277 page
background image
R8C/14 Group, R8C/15 Group
15. Clock Synchronous Serial I/O with Chip Select (SSU)
Rev.2.10
Jan 19, 2006
Page 152 of 253
REJ09B0164-0210
15.3
Interrupt Requests
SSU has five interrupt requests : transmit data empty, transmit end, receive data full, overrun error and
conflict error. Since these interrupt requests are assigned to the SSU interrupt vector table, determining
interrupt sources by flags is required. Table 15.2 shows the SSU Interrupt Requests.
CEIE, RIE, TEIE and TIE : Bits in SSER register
ORER, RDRF, TEND and TDRE : Bits in SSSR register
Generation conditions of Table 15.2 are met, a SSU interrupt request is generated.Set the each interrupt
source to “0” by a SSU interrupt routine.
However, the TDRE and TEND bits are automatically set to “0” by writing the transmit data to the SSTDR
register and the RDRF bit is automatically set to “0” by reading the SSRDR register. When writing the
transmit data to the SSTDR register, at the same time the TDRE bit is set to “1” (data is transmitted from
the SSTDR to SSTRSR registers) again and when setting the TDRE bit to “0” (data is not transmitted
from the SSTDR to SSTRSR registers), additional 1-byte data may be transmitted.
Table 15.2
SSU Interrupt Requests
Interrupt Request
Abbreviation
Generation Condition
Transmit Data Empty
TXI
TIE=1, TDRE=1
Transmit End
TEI
TEIE=1, TEND=1
Receive Data Full
RXI
RIE=1, RDRF=1
Overrun Error
OEI
RIE=1, ORER=1
Conflict Error
CEI
CEIE=1, CE=1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com