M32CSLASH86T datasheet(159/505 Pages) RENESAS

159 / 505 page

Page 136

14. DMACII

)

(

14. DMAC II

DMAC II performs memory-to-memory transfer, immediate data transfer and calculation transfer, which

transfers the sum of two data added by an interrupt request from any peripheral functions.

Table 14.1 lists specifications of DMAC II.

Table 14.1 DMAC II Specifications

Item

Specification

DMAC II Request Source

Interrupt requests generated by all peripheral functions when the ILVL2 to

ILVL0 bits are set to "1112"

Transfer Data

• Data in memory is transferred to memory (memory-to-memory transfer)

• Immediate data is transferred to memory (immediate data transfer)

• Data in memory (or immediate data) + data in memory are transferred to

memory (calculation transfer)

Transfer Block

8 bits or 16 bits

Transfer Space

64-Kbyte space in addresses 0000016 to 0FFFF16(1, 2)

Transfer Direction

Fixed or forward address

Selected separately for each source address and destination address

Transfer Mode

Single transfer, burst transfer

Chained Transfer Function Parameters (transfer count, transfer address and other information) are

switched when transfer counter reaches zero

End-of-Transfer Interrupt

Interrupt occurs when a transfer counter reaches zero

Multiple Transfer Function

Multiple data can be transferred by a generated request for one DMAC II transfer

NOTES:

1. When transferring a 16-bit data to destination address 0FFFF16, it is transferred to 0FFFF16 and

1000016. The same transfer occurs when the source address is 0FFFF16.

2. The actual space where transfer can occurs is limited due to internal RAM capacity.

14.1 DMAC II Settings

DMAC II can be made available by setting up the following registers and tables.

• RLVL register

• DMAC II Index

• Interrupt control register of the peripheral function causing a DMAC II request

• The relocatable vector table of the peripheral function causing a DMAC II request

• IRLT bit in the IIOiIE register (i = 0 to 5, 8 to 11) if using the intelligent I/O or CAN interrupt

Refer to 11. Interrupts for details on the IIOiIE register.

14.1.1 RLVL Register

When the DMAII bit is set to "1" (DMAC II transfer) and the FSIT bit to "0" (normal interrupt), DMAC II is

activated by an interrupt request from any peripheral function with the ILVL2 to ILVL0 bits in the interrupt

control register set to "1112" (level 7).

Figure 14.1 shows the RLVL register.

M32C/86T датащи(PDF) 159 Page - Renesas Technology Corp

M32C/86T датащи(HTML) 159 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL