поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M32C/8B датащи(PDF) 229 Page - Renesas Technology Corp

номер детали M32C/8B
подробное описание детали  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B датащи(HTML) 229 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 225Page - Renesas Technology Corp M32C/8B Datasheet HTML 226Page - Renesas Technology Corp M32C/8B Datasheet HTML 227Page - Renesas Technology Corp M32C/8B Datasheet HTML 228Page - Renesas Technology Corp M32C/8B Datasheet HTML 229Page - Renesas Technology Corp M32C/8B Datasheet HTML 230Page - Renesas Technology Corp M32C/8B Datasheet HTML 231Page - Renesas Technology Corp M32C/8B Datasheet HTML 232Page - Renesas Technology Corp M32C/8B Datasheet HTML 233Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 406 page
background image
Under development
M32C/8B Group
17. Serial Interfaces
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 212 of 385
17.1.1.1 CLK Polarity
As shown in figure 17.14, the CKPOL bit in the UiC0 register (i = 0 to 4) determines the polarity of the serial
clock.
Figure 17.14
Serial Clock Polarity
CLKi
(1) When the CKPOL bit in the UiC0 register (i = 0 to 4) is set to 0 (transmit data output at the
falling edge and receive data input at the rising edge of the serial clock )
D0
D1
D3
D4
D5
D6
D7
D2
D0
D1
D3
D4
D5
D6
D7
D2
D0
D1
D3
D4
D5
D6
D7
D2
D0
D1
D3
D4
D5
D6
D7
D2
(2) When the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input
at the falling edge of the serial clock)
TXDi
RXDi
The above applies under the following conditions:
- UFORM bit in the UiC0 register is set to 0 (LSB first)
- UiLCH bit in the UiC1 register is set to 0 (not inverted).
NOTES:
1. The CLKi pin output level is "H" when no transmit and receive operation is in progress.
2. The CLKi pin output level is "L" when no transmit and receive operation is in progress.
"H"
"L"
"H"
"L"
"H"
"L"
CLKi
TXDi
RXDi
"H"
"L"
"H"
"L"
"H"
"L"
(note 1)
(note 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com