| поискавой системы для электроныых деталей |
|
M32C/8B датащи(PDF) 231 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8B датащи(HTML) 231 Page - Renesas Technology Corp |
|
231 / 406 page ![]() Under development M32C/8B Group 17. Serial Interfaces Preliminary specification Specifications in this manual are tentative and subject to change. REJ09B0450-0050 Rev.0.50 Oct 31, 2008 Page 214 of 385 17.1.1.3 Serial Data Logic Inverse When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. Figure 17.16 shows an example of serial data logic inverse operation. Figure 17.16 Serial Data Logic Inverse Serial clock (1) When the UiLCH bit in the UiC1 register (i = 0 to 4) is set to 0 (not inverted) D0 D1 D3 D4 D5 D6 D7 D2 (2) When the UiLCH bit is set to 1 (inverted) TXDi (not inverted) The above applies under the following conditions: - CKPOL bit in the UiC0 register is set to 0 (transmit data is output at the falling edge and received data is input at the rising edge) - UFORM bit in the UiC0 register is set to 0 (LSB first). "H" "L" "H" "L" D0 D1 D3 D4 D5 D6 D7 D2 Serial clock TXDi (inverted) "H" "L" "H" "L" D0 D1 D3 D4 D5 D6 D7 D2 RXDi (not inverted) "H" "L" D0 D1 D3 D4 D5 D6 D7 D2 RXDi (inverted) "H" "L" |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |