R8C2K datasheet(133/471 Pages) RENESAS

133 / 471 page

R8C/2K Group, R8C/2L Group

12. Interrupts

Rev.1.10

Dec 21, 2007

Page 116 of 450

REJ09B0406-0110

12.4

Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address

indicated by the RMADi register (i = 0 or 1). This interrupt is used as a break function by the debugger. When

using the on-chip debugger, do not set an address match interrupt (registers of AIER, RMAD0, and RMAD1 and

fixed vector tables) in a user system.

Set the starting address of any instruction in the RMADi register. Bits AIER0 and AIER1 in the AIER0 register can

be used to select enable or disable of the interrupt. The I flag and IPL do not affect the address match interrupt.

The value of the PC (Refer to 12.1.6.7 Saving a Register for the value of the PC) which is saved to the stack when

an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the

RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match

interrupt, return by one of the following means:

• Change the content of the stack and use the REIT instruction.

• Use an instruction such as POP to restore the stack as it was before the interrupt request was acknowledged. Then

use a jump instruction.

Table 12.6 lists the Values of PC Saved to Stack when Address Match Interrupt is Acknowledged.

Figure 12.20 shows Registers AIER and RMAD0 to RMAD1.

NOTES:

1. Refer to the 12.1.6.7 Saving a Register for the PC value saved.

2. Operation code: Refer to the R8C/Tiny Series Software Manual (REJ09B0001).

Chapter 4. Instruction Code/Number of Cycles contains diagrams showing

operation code below each syntax. Operation code is shown in the bold frame in

the diagrams.

Table 12.6

Values of PC Saved to Stack when Address Match Interrupt is Acknowledged

Address Indicated by RMADi Register (i = 0 or 1)

PC Value Saved(1)

• Instruction with 2-byte operation code(2)

• Instruction with 1-byte operation code(2)

ADD.B:S

#IMM8,dest

SUB.B:S

#IMM8,dest

AND.B:S

#IMM8,dest

OR.B:S

#IMM8,dest

MOV.B:S

#IMM8,dest

STZ

#IMM8,dest

STNZ

#IMM8,dest

STZX

#IMM81,#IMM82,dest

CMP.B:S

#IMM8,dest

PUSHM

src

POPM

dest

JMPS

#IMM8

JSRS

#IMM8

MOV.B:S

#IMM,dest (however, dest = A0 or A1)

Address indicated by

RMADi register + 2

• Instructions other than the above

Address indicated by

RMADi register + 1

Table 12.7

Correspondence Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Source Address Match Interrupt Enable Bit Address Match Interrupt Register

Address match interrupt 0

AIER0

RMAD0

Address match interrupt 1

AIER1

RMAD1

R8C2K датащи(PDF) 133 Page - Renesas Technology Corp

R8C2K датащи(HTML) 133 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL