SH7201 datasheet(55/1196 Pages) RENESAS

55 / 1196 page

Section 2 CPU

Rev. 2.00 Sep. 07, 2007 Page 27 of 1164

REJ09B0321-0200

(5)

Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data

is loaded to the registers and executed (load-store architecture). Instructions such as AND that

manipulate bits, however, are executed directly in memory.

(6)

Delayed Branch Instructions

With the exception of some instructions, unconditional branch instructions, etc., are executed as

delayed branch instructions. With a delayed branch instruction, the branch is taken after execution

of the instruction immediately following the delayed branch instruction. This reduces disturbance

of the pipeline control when a branch is taken.

In a delayed branch, the actual branch operation occurs after execution of the slot instruction.

However, instruction execution such as register updating excluding the actual branch operation, is

performed in the order of delayed branch instruction

→ delay slot instruction. For example, even

though the contents of the register holding the branch destination address are changed in the delay

slot, the branch destination address remains as the register contents prior to the change.

Table 2.3

Delayed Branch Instructions

SH-2A CPU

Description

Example of Other CPU

BRA

TRGET

ADD

R1,R0

Executes the ADD before

branching to TRGET.

ADD.W

R1,R0

BRA

TRGET

(7)

Unconditional Branch Instructions with No Delay Slot

The SH-2A additionally features unconditional branch instructions in which a delay slot

instruction is not executed. This eliminates unnecessary NOP instructions, and so reduces the code

size.

(8)

Multiply/Multiply-and-Accumulate Operations

16-bit

× 16-bit → 32-bit multiply operations are executed in one to two cycles. 16-bit × 16-bit +

64-bit

→ 64-bit multiply-and-accumulate operations are executed in two to three cycles. 32-bit ×

32-bit

→ 64-bit multiply and 32-bit × 32-bit + 64-bit → 64-bit multiply-and-accumulate

operations are executed in two to four cycles.

SH7201 датащи(PDF) 55 Page - Renesas Technology Corp

SH7201 датащи(HTML) 55 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL