3822 datasheet(29/59 Pages) RENESAS

29 / 59 page

Rev.1.20

Dec 24, 2003

page 29 of 57

3822 Group (A ver.)

Fig. 26 Structure of serial I/O control registers

BRG count source selection bit (CSS)

0: f(XIN) (f(XCIN) in low-speed mode)

1: f(XIN)/4 (f(XCIN)/4 in low-speed mode)

Serial I/O synchronization clock selection bit (SCS)

0: BRG output divided by 4 when clock synchronized serial

I/O is selected.

BRG output divided by 16 when UART is selected.

1: External clock input when clock synchronized serial I/O is

selected.

External clock input divided by 16 when UART is selected.

SRDY output enable bit (SRDY)

0: P47 pin operates as ordinary I/O pin

1: P47 pin operates as SRDY output pin

Transmit interrupt source selection bit (TIC)

0: Interrupt when transmit buffer has emptied

1: Interrupt when transmit shift operation is completed

Transmit enable bit (TE)

0: Transmit disabled

1: Transmit enabled

Receive enable bit (RE)

0: Receive disabled

1: Receive enabled

Serial I/O mode selection bit (SIOM)

0: Asynchronous serial I/O (UART)

1: Clock synchronous serial I/O

Serial I/O enable bit (SIOE)

0: Serial I/O disabled

(pins P44–P47 operate as ordinary I/O pins)

1: Serial I/O enabled

(pins P44–P47 operate as serial I/O pins)

Serial I/O control register

(SIOCON : address 001A16)

Transmit buffer empty flag (TBE)

0: Buffer full

1: Buffer empty

Receive buffer full flag (RBF)

0: Buffer empty

1: Buffer full

Transmit shift register shift completion flag (TSC)

0: Transmit shift in progress

1: Transmit shift completed

Overrun error flag (OE)

0: No error

1: Overrun error

Parity error flag (PE)

0: No error

1: Parity error

Framing error flag (FE)

0: No error

1: Framing error

Summing error flag (SE)

0: (OE) U (PE) U (FE) =0

1: (OE) U (PE) U (FE) =1

Not used (returns “1” when read)

Serial I/O status register

(SIOSTS : address 001916)

UART control register

(UARTCON : address 001B16)

Character length selection bit (CHAS)

0: 8 bits

1: 7 bits

Parity enable bit (PARE)

0: Parity checking disabled

1: Parity checking enabled

Parity selection bit (PARS)

0: Even parity

1: Odd parity

Stop bit length selection bit (STPS)

0: 1 stop bit

1: 2 stop bits

P45/TXD P-channel output disable bit (POFF)

0: CMOS output (in output mode)

1: N-channel open-drain output (in output mode)

Not used (return “1” when read)

3822 датащи(PDF) 29 Page - Renesas Technology Corp

3822 датащи(HTML) 29 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

датащи скачать

ссылки URL