STA333BWQS13TR datasheet(27/71 Pages) STMICROELECTRONICS

27 / 71 page

STA333BWQS

27/71

6.1.3

Thermal warning recovery bypass

Table 14.

Thermal warning recovery bypass

If the thermal warning adjustment is enabled (TWAB=0), then the thermal warning recovery

determines if the -3 dB output limit is removed when thermal warning is negative.

If TWRB=0 and TWAB=0, then when a thermal warning disappears the -3 dB output limit is

removed and the gain is added back to the system. If TWRB=1 and TWAB=0, then when a

thermal warning disappears the -3 dB output limit remains until TWRB is changed to zero or

the device is reset.

6.1.4

Thermal warning adjustment bypass

Table 15.

Thermal warning adjustment bypass

The on-chip STA333BWQS power output block provides feedback to the digital controller

using inputs to the power control block. The TWARN input is used to indicate a thermal

warning condition. When TWARN is asserted (set to 0) for a period of time greater than

400 ms, the power control block forces a -3 dB output limit (determined by TWOCL in Coeff

RAM) to the modulation limit in an attempt to eliminate the thermal warning condition. Once

the thermal warning output limit adjustment is applied, it remains in this state until reset,

unless FDRB = 0.

6.1.5

Fault detect recovery bypass

Table 16.

Fault detect recovery bypass

The on-chip STA333BWQS power output block provides feedback to the digital controller

using inputs to the power control block. The FAULT input is used to indicate a fault condition

(either over-current or thermal). When FAULT is asserted (set to 0), the power control block

attempts a recovery from the fault by asserting the tri-state output (setting it to 0 which

directs the power output block to begin recovery), holds it at 0 for period of time in the range

of 0.1 ms to 1 s as defined by the fault-detect recovery constant register (FDRC registers

0x29, 0x2A), then toggles it back to 1. This sequence is repeated as log as the fault

indication exists. This feature is enabled by default but can be bypassed by setting the

FDRB control bit to 1.

Bit

R/W

RST

Name

Description

5R/W

TWRB

0: thermal warning recovery enabled

1: thermal warning recovery disabled

Bit

R/W

RST

Name

Description

6R/W

TWAB

0: thermal warning adjustment enabled

1: thermal warning adjustment disabled

Bit

R/W

RST

Name

Description

7R/W

FDRB

0: fault detect recovery enabled

1: fault detect recovery disabled

STA333BWQS13TR датащи(PDF) 27 Page - STMicroelectronics

STA333BWQS13TR датащи(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

датащи скачать

ссылки URL