DP80390 datasheet(10/84 Pages) DCD

10 / 84 page

DP80390 Instructions set details

- 10 -

All trademarks mentioned in this document

http://www.DigitalCoreDesign.com

are trademarks of their respective owners.

http://www.dcd.pl

2.2.4. DATA TRANSFERS

Mnemonic

Description

Code

Bytes Cycles

MOV A,Rn

Move register to accumulator

0xE8-0xEF

MOV A,direct

Move direct byte to accumulator

0xE5

MOV A,@Ri

Move indirect RAM to accumulator

0xE6-0xE7

MOV A,#data

Move immediate data to accumulator

0x74

MOV Rn,A

Move accumulator to register

0xF8-0xFF

MOV Rn,direct

Move direct byte to register

0xA8-0xAF

MOV Rn,#data

Move immediate data to register

0x78-0x7F

MOV direct,A

Move accumulator to direct byte

0xF5

MOV direct,Rn

Move register to direct byte

0x88-8F

MOV direct1,direct2

Move direct byte to direct byte

MOV direct,@Ri

Move indirect RAM to direct byte

86-87

MOV direct,#data

Move immediate data to direct byte

MOV @Ri,A

Move accumulator to indirect RAM

F6-F7

MOV @Ri,direct

Move direct byte to indirect RAM

A6-A7

MOV @Ri,#data

Move immediate data to indirect RAM

76-77

MOV DPTR,#data16

Load 16-bit constant into active DPH and DPL in

LARGE mode

MOV DPTR,#data24

Load 24-bit constant into active DPX, DPH and

DPL in FLAT mode

MOVC A,@A+DPTR Move code byte relative to DPTR to accumulator

MOVC A,@A+PC

Move code byte relative to PC to accumulator

MOVX A,@Ri

Move external RAM (8-bit address) to A

E2-E3

MOVX A,@DPTR

Move external RAM (16-bit address) to A

CODE inside ROM/RAM

destination XRAM data

MOVX @Ri,A

Move A to external

RAM (8-bit address)

all other cases

F2-F3

CODE inside ROM/RAM

destination XRAM data

MOVX @DPTR,A

Move A to external

RAM (16-bit address)

all other cases

LARGE

PUSH direct

Push direct byte onto stack

FLAT

LARGE

POP direct

Pop direct byte from stack

FLAT

XCH A,Rn

Exchange register with accumulator

C8-CF

XCH A,direct

Exchange direct byte with accumulator

XCH A,@Ri

Exchange indirect RAM with accumulator

C6-C7

XCHD A,@Ri

Exchange low-order nibble indirect RAM with A

D6-D7

Table 6. Data transfer

* MOVX cycles depends on external data memory access time (READY pin)

DP80390 датащи(PDF) 10 Page - Digital Core Design

DP80390 датащи(HTML) 10 Page - Digital Core Design

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL