ST92163 datasheet(197/224 Pages) STMICROELECTRONICS

197 / 224 page

197/224

ST92163 - A/D CONVERTER (A/D)

8.6 A/D CONVERTER (A/D)

8.6.1 Introduction

The 8 bit Analog to Digital Converter uses a fully

differential analog configuration for the best noise

immunity and precision performance. The analog

voltage references of the converter are connected

to the internal AVDD &AVSS analog supply pins of

the chip if they are available, otherwise to the ordi-

nary VDD and VSS supply pins of the chip. The

guaranteed accuracy depends on the device (see

Electrical Characteristics). A fast Sample/Hold al-

lows quick signal sampling for minimum warping

effect and conversion error.

8.6.2 Main Features

8-bit resolution A/D Converter

Single Conversion Time (including Sampling

Time):

– 138 internal system clock periods in slow

mode (~5.6

µs @25Mhz internal system

clock);

– 78 INTCLK periods in fast mode (~6.5

µs@

12MHZ internal system clock)

Sample/Hold: Tsample=

– 84 INTCLK periods in slow mode (~3.4

µs

@25Mhz internal system clock)

– 48 INTCLK periods in fast mode (~4

µs

@12Mhz internal system clock)

Up to 8 Analog Inputs (the number of inputs is

device dependent, see device pinout)

Single/Continuous Conversion Mode

External/Internal

source

Trigger

(Alternate

synchronization)

Power Down mode (Zero Power Consumption)

1 Control Logic Register

1 Data Register

8.6.3 General Description

Depending on the device, up to 8 analog inputs

can be selected by software.

Different conversion modes are provided: single,

continuous, or triggered. The continuous mode

performs a continuous conversion flow of the se-

lected channel, while in the single mode the se-

lected channel is converted once and then the log-

ic waits for a new hardware or software restart.

A data register (ADDTR) is available, mapped in

page 62, allowing data storage (in single or contin-

uous mode).

The start conversion event can be managed by

software, writing the START/STOP bit of the Con-

trol Logic Register or by hardware using either:

– An external signal on the EXTRG triggered input

(negative edge sensitive) connected as an Alter-

nate Function to an I/O port bit

– An On Chip Event generated by another periph-

eral, such as the MFT (Multifunction Timer).

Figure 86. A/D Converter Block Diagram

SUCCE SSIVE

APPROXI MATION

ANALOG

MUX

DATA

REGIST ER

CONTROL LOGIC

S/H

Ain1

Ainx

INTRG

(On Chip Event)

Ain0

EXT RG

ST92163 датащи(PDF) 197 Page - STMicroelectronics

ST92163 датащи(HTML) 197 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL