| поискавой системы для электроныых деталей |
|
LAN9313 датащи(PDF) 32 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9313 датащи(HTML) 32 Page - SMSC Corporation |
|
32 / 398 page ![]() Three Port 10/100 Managed Ethernet Switch with MII Datasheet Revision 1.2 (04-08-08) 32 SMSC LAN9313/LAN9313i DATASHEET Note 3.3 When used as an output, the pin(s) input buffer(s) and pull-down(s) are disabled. 11 MII Receive Data Valid RXDV IS/O8 (PD) Note 3.3 MII Receive Data Valid: Indicates valid data on RXD[3:0]. In MAC mode, this signal is input from an external PHY. In PHY mode, this signal is output to an external MAC. See Note 3.3. 10 MII Receive Clock RXCLK IS/O12 (PD) Note 3.3 MII Receive Clock: In MAC mode, this is the receiver clock input from an external PHY. In PHY mode, this is the receiver clock output to an external MAC. See Note 3.3. 12 MII Management Data MDIO IS/O8 Note 3.5 MII Management Data: In SMI/MII slave management modes, this signal is the management data to/from an external master. In MII master management modes, this signal is the management data to/from an external PHY. See Note 3.5 15 MII Management Clock MDC IS/O8 Note 3.6 MII Management Clock: In SMI/MII slave management modes, this is the management clock input from an external master. In MII master management modes, this is the management clock output to an external PHY. See Note 3.6. 60 MII Port Duplex MII_DUPLEX IS (PU) Note 3.7 MII Port Duplex: This pin sets the duplex of the MII port. Its’ value can be changed at any time (live value) and can be overridden by disabling the Auto-Negotiation (VPHY_AN) bit in the Virtual PHY Basic Control Register (VPHY_BASIC_CTRL) of the Virtual PHY. In MAC mode, this signal is typically tied to the duplex indication from the external PHY. In PHY mode, this signal is typically tied high or low as needed. The polarity of this signal depends upon the duplex_pol_strap_mii strap. If duplex_pol_strap_mii is 0, a MII_DULPEX value of 0 indicates full duplex, and 1 indicates half duplex. If duplex_pol_strap_mii is 1, a MII_DULPEX value of 1 indicates full duplex, and 0 indicates half duplex. Table 3.4 LAN Port 0(External MII) Pins (continued) PIN NAME SYMBOL BUFFER TYPE DESCRIPTION |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |