ADATE320 datasheet(62/78 Pages) AD

62 / 78 page

Data Sheet

ADATE320

APPLICATIONS INFORMATION

analog.com

Rev. C | 62 of 78

Figure 135. Power Supply and Transmission Path Decoupling Detail

POWER SUPPLY SEQUENCING

The ADATE320 is designed to tolerate sequencing of power sup-

plies in any order. It is therefore not critical that the power supplies

be sequenced in any particular order; however, there are recom-

mended best practices.

The ADATE320 has two analog power supplies (VCC, VEE) and

one digital power supply (VDD). The analog supplies service all of

the analog functions on the chip such as level setting DACs, driver,

comparator, load, and PPMU. The digital supply services the SPI

and all digital CMOS control circuitry.

There is careful separation between the analog and digital partitions

of the chip, and significant effort has been made to decouple these

two partitions both functionally and electrically. The analog partition

remains in the default configuration in the absence of VDD, and

similarly, the digital partition remains in the default configuration in

the absence of either (or both) VCC and VEE.

It is not possible to guarantee predictable behavior of the analog

partition if either the VEE or VCC supply is poorly conditioned or

absent. It is therefore recommended that any externally connected

device be disconnected from the DUTx pin to prevent potential

damage to that device while either of the VEE or VCC supplies is out

of specification.

Assuming the VEE and VCC analog supplies are both applied and

within specification, the analog partition ensures that all functions

remain in the default configuration. This is true even when the

VDD supply is absent and digital CMOS control circuitry is not yet

functioning. In such a case (or whenever the RST pin is asserted),

all of the level setting DACs takes the voltage present at the

DUTGND input pin, and all SPI control bits assume their reset

default values. The analog functions remain in this safe condition

as long as VDD remains absent or as long as the RST pin remains

asserted.

It is recommended that the RST pin always be asserted during the

time that the VDD supply is being brought up. If this condition is met,

the level setting DACs continue to hold the DUTGND potential after

VDD stabilizes and after the RST pin is released. A fully clocked

reset sequence then initializes the level setting DACs to the reset

default conditions as specified in Table 29.

The reset sequence is described in more detail in the SPI Reset

Sequence and the RST Pin section.

In light of these considerations, it is recommended that the two

analog supplies be applied first. It is preferable that the smaller

valued supply (VEE) be applied before the larger valued supply

(VCC). Bring up the digital VDD supply next while the RST pin

ADATE320 датащи(PDF) 62 Page - Analog Devices

ADATE320 датащи(HTML) 62 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

датащи скачать

ссылки URL